



# LC72723, LC72723M

## RDS Demodulation IC

### Overview

The LC72723 is an RDS (Radio Data System) signal demodulation IC. This IC integrates a bandpass filter, the demodulation circuit, and buffer RAM on a single chip and can read out RDS data in slave mode operation with the provision of an external clock input. It also supports master mode, in which the data is read out in synchronization with an RDS clock output provided by the IC itself.

### Functions

- Bandpass filter: Switched capacitor filter (SCF)
- RDS demodulation: Functions include 57kHz carrier regeneration, clock regeneration, biphase decoding, and differential decoding
- Buffer RAM: Stores 128 bits (about 100 ms) of data.
- Data output: Output can be switched between master mode and slave mode readout.
- RDS ID detection: Supports ID reset
- Standby control: Stops the crystal oscillator.
- Fully adjustment free.


### Ratings

- Operating supply voltage: 4.5 to 5.5 V
- Operating temperature: -40 to 85°C
- Packages: DIP16 and MFP16

### Package Dimensions


unit: mm

#### 3006B-DIP16



unit: mm

#### 3035A-MFP16



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.


■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

**SANYO Electric Co.,Ltd. Semiconductor Company**


TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# LC72723, LC72723M

## Pin Assignment (DIP16/MFP16)












## Block Diagram



A11600

## LC72723, LC72723M

### Pin Descriptions

Pin No.	Pin	Function	I/O	Pin circuit type
1	VREF	Reference voltage output ( $V_{dda}/2$ )	Output	
2	MPXIN	Base band (multiplex) signal input	Input	
5	FLOUT	Subcarrier output (filter output)	Output	
6	CIN	Subcarrier input (comparator input)	Input	
3	Vdda	Analog system power supply (+5 V)	—	—
4	Vssa	Analog system ground	—	—
8	XOUT	Crystal element output (4.332 MHz)	Output	
9	XIN	Crystal element input (or external reference signal input)	Input	
7	TEST	Test input		
12	MODE	Readout mode setting (0: master, 1: slave)	Input	
13	RST	RDS ID and RAM reset (Active high logic)		
14	RDDA	RDS data output	Output	
15	RDCL	RDS clock output (master mode) RDS clock input (slave mode)	I/O	
16	RDS-ID/READY	RDS ID/ready output (Active low)	Output	
11	Vddd	Digital system power supply (+5 V)	—	—
10	Vssd	Digital system ground	—	—

## LC72723, LC72723M

### Specifications

**Absolute Maximum Ratings at  $T_a = 25^\circ\text{C}$ ,  $V_{SSD} = V_{SSA} = 0\text{ V}$**

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$	$V_{DDd}, V_{DDa}^*$	-0.3 to 7.0	V
Maximum input voltage	$V_{IN1\text{ max}}$	TEST, MODE, RST	-0.3 to +7.0	V
	$V_{IN2\text{ max}}$	XIN, RDCL	-0.3 to $V_{DDd} + 0.3$	V
	$V_{IN3\text{ max}}$	MPXIN, CIN	-0.3 to $V_{DDa} + 0.3$	V
Maximum output voltage	$V_{O1\text{ max}}$	RDS-ID (READY)	-0.3 to +7.0	V
	$V_{O2\text{ max}}$	XOUT, RDDA, RDCL	-0.3 to $V_{DDd} + 0.3$	V
	$V_{O3\text{ max}}$	FLOUT	-0.3 to $V_{DDa} + 0.3$	V
Maximum output current	$I_{O1\text{ max}}$	XOUT, FLOUT, RDDA, RDCL	+3.0	mA
	$I_{O2\text{ max}}$	RDS-ID (READY)	+20.0	mA
Allowable power dissipation	$P_{d\text{ max}}$	$(T_a \leq 85^\circ\text{C})$	DIP16 : 300	mW
			MFP16 : 140	mW
Operating temperature	$T_{opr}$		-40 to +85	$^\circ\text{C}$
Storage temperature	$T_{stg}$		-55 to +125	$^\circ\text{C}$

\*: Note that  $V_{DDa}$  must be less than or equal to  $V_{DDd} + 0.3\text{ V}$

**Allowable Operating Ranges at  $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{SSD} = V_{SSA} = 0\text{ V}$ ,  $V_{DDd} = V_{DDa}$**

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	$V_{DD}$	$V_{DDd}, V_{DDa}: V_{DDd} = V_{DDa}$	4.5	5.0	5.5	V
High-level input voltage	$V_{IH1}$	TEST, MODE, RST	0.7 $V_{DDd}$		6.5	V
	$V_{IH2}$	RDCL	0.7 $V_{DDd}$		$V_{DDd}$	V
Low-level input voltage	$V_{IL}$	TEST, MODE, RST, RDCL	0		0.3 $V_{DDd}$	V
Output voltage	$V_{O1}$	RDDA, RDCL			$V_{DDd}$	V
	$V_{O2}$	RDS-ID (READY)			6.5	V
Input amplitude	$V_{IN1}$	MPXIN	f = 57 $\pm$ 2 KHz 100% modulation, composite		50	mVrms
	$V_{IN2}$			100		mVrms
	$V_{XIN}$	XIN	400		1500	mVrms
Guaranteed oscillator operating range	Xtal	XIN, XOUT: $C_1 \leq 120\ \Omega$		4.332		MHz
Crystal oscillator frequency deviation	TXtal	XIN, XOUT: $F_o = 4.332\text{ MHz}$			$\pm 100$	ppm
RDCL setup time	$t_{CS}$	RDCL, RDDA	0			$\mu\text{s}$
RDCL high-level time	$t_{CH}$	RDCL	0.75			$\mu\text{s}$
RDCL low-level time	$t_{CL}$	RDCL	0.75			$\mu\text{s}$
Data output time	$t_{DC}$	RDCL, RDDA			0.75	$\mu\text{s}$
READY output time	$t_{RC}$	RDCL, READY			0.75	$\mu\text{s}$
READY low-level time	$t_{RL}$	READY			107	ms

## LC72723, LC72723M

### Electrical Characteristics at $T_a = -40$ to $+85^\circ\text{C}$ , $V_{SSD} = V_{SSA} = 0\text{ V}$ , $V_{DDD} = V_{DDA}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input resistance	Rmpxin	MPXIN-Vssa: $f = 57\text{ KHz}$		23		$\text{K}\Omega$
	Rcin	CIN-Vssa: $f = 57\text{ KHz}$		100		$\text{K}\Omega$
Internal feedback resistance	Rf	XIN		1.0		$\text{M}\Omega$
Center frequency	fc	FLOUT	56.5	57.0	57.5	KHz
-3dB bandwidth	BW-3dB	FLOUT	2.5	3.0	3.5	KHz
Gain	Gain	MPXIN-FLOUT: $f = 57\text{ KHz}$	28	31	34	dB
Stop band attenuation	Att1	FLOUT: $\Delta f = \pm 7\text{ KHz}$	30			dB
	Att2	FLOUT: $f < 45\text{ KHz}$ , $f > 70\text{ KHz}$	40			dB
	Att3	FLOUT: $f < 20\text{ KHz}$	50			dB
Reference voltage output	Vref	Vref: $V_{DDA} = 5\text{ V}$		2.5		V
Hysteresis	$V_{HIS}$	TEST, MODE, RST, RDCL		$0.1 V_{DDD}$		V
Low-level output voltage	$V_{OL1}$	RDDA, RDCL: $I = 2\text{ mA}$			0.4	V
	$V_{OL2}$	RDS-ID (READY): $I = 8\text{ mA}$			0.4	V
High-level output voltage	$V_{OH}$	RDDA, RDCL: $I = 2\text{ mA}$	$V_{DDD} - 0.4$			V
High-level input current	$I_{IH1}$	TEST, MODE, RST, RDCL: $V_I = 6.5\text{ V}$			5.0	$\mu\text{A}$
	$I_{IH2}$	XIN: $V_I = V_{DDD}$	2.0		11	$\mu\text{A}$
Low-level input current	$I_{IL1}$	TEST, MODE, RST, RDCL: $V_I = 0\text{ V}$			5.0	$\mu\text{A}$
	$I_{IL2}$	XIN: $V_I = 0\text{ V}$	2.0		11	$\mu\text{A}$
Output off leakage current	$I_{OFF}$	RDS-ID (READY): $V_O = 6.5\text{ V}$			5.0	$\mu\text{A}$
Current drain	$I_{DD}$	$V_{DDD} + V_{DDA}$		8		mA

### Inputs and Outputs

TEST	MODE	Circuit operating mode	RDCL pin	RDS-ID/READY pin
0	0	Master mode	Clock output	RDS-ID output
0	1	Slave mode	Clock input	READY output
1	0	Standby mode (crystal oscillator stopped)	—	—
1	1	IC test mode (Cannot be set by users.)	—	—


RST pin	
RST = 0	Normal operation
RST = 1	The RDS-ID and demodulation circuits are cleared, and (in slave mode) the READY state and memory are cleared.

RDS ID/READY pin	
Master mode	RDS-ID output (active low)
Slave mode	Readout data ready output (active low)

Note: The RDS-ID (READY) pin is an n-channel open-drain output, and data is read out by connecting a pull-up resistor.

### RDCL/RDDA Output Timing


- Master mode



A11610

### RST Operation


- Master mode



Caution: After an RST input, the RDCL and RDDA outputs stop at the high level until the first RDS ID detection.

A11611

### RDCL Control in Slave Mode




A11612

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
RDCL setup time	$t_{CS}$	RDCL, RDDA	0			$\mu s$
RDCL high-level time	$t_{CH}$	RDCL	0.75			$\mu s$
RDCL low-level time	$t_{CL}$	RDCL	0.75			$\mu s$
Data output time	$t_{DC}$	RDCL, RDDA			0.75	$\mu s$
READY output time	$t_{RC}$	RDCL, READY			0.75	$\mu s$
Ready low-level time	$t_{RL}$	READY			107	ms

- Notes:
1. Start RDCL clock input after the READY signal goes low. Applications must stand by with RDCL held low when the READY pin is high.
  2. Each time the RDCL input is switched from low to high to low, the application must check the READY signal level after the period  $t_{RC}$  has elapsed once RDCL has been set low. If READY is at the low level, the application may apply the next RDCL clock cycle. If READY is high, the application must stop RDCL input at that point.
  3. When the above timing conditions are met, RDDA can be read at either the rise or fall of the RDCL signal.
  4. After the last data from memory has been read, READY will be high once the period  $t_{RC}$  has elapsed after the fall of the RDCL signal. If even 1 bit of data has been written to memory, READY will be low and the application will be able to read that data.


## LC72723, LC72723M

5. When switching channels, it is desirable to immediately reset memory and the READY pin with an RST input. If this is not done, data received on the previous channel may remain in memory. When the IC is reset, data is not written until the RDS-ID is detected, and therefore, the READY signal will go low after the RDS-ID is detected. (Although the RDS-ID is not output in slave mode, it is detected internally in the IC.) After an RST input, once an RDS-ID has been detected, all received data will be written to memory regardless of the RDS-ID detection state.
  
6. The readout mode may be switched between master and slave modes during readout. Applications must observe the following points to assure data continuity during this operation.
  - Data acquisition timing in master mode  
Data must be read on the falling edge of RDCL.
  - Timing of the switch from master mode to slave mode  
After the RDCL output goes low and the RDDA data has been acquired, the application must set MODE high immediately. Then, the microcontroller starts output by setting the RDCL signal low. The microcontroller RDCL output must start within 840  $\mu$ s ( $t_{ms}$ ) after RDCL went low. In this case, if the last data read in master mode was data item  $n$ , then data starting with item  $n+1$  will be written to memory.
  - Timing of the switch from slave mode to master mode  
After all data has been read from memory and READY has gone high, the application must then wait until READY goes low once again the next time (timing A in the figure), immediately read out one bit of data and input the RDCL clock. Then, at the point READY goes high, the microcontroller must terminate RDCL output and then set MODE low. The application must switch MODE to low within 840  $\mu$ s ( $t_{sm}$ ) after READY goes low (timing A in the figure).



A11613

LC72723 Sample Application Connection Circuit (for slave mode operation)



A11614

Caution: If the RST pin is unused, it must be connected to ground.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 1999. Specifications and information herein are subject to change without notice.