

4K/8K

X84047/X84087

MPS[™] E²PROM

Micro Port Saver E²PROM with ID Lock™

1

FEATURES

- Direct Interface to Micros
 - -Eliminates I/O port requirements
 - -No interface glue logic required
 - -Eliminates need for parallel to serial converters
- IDLock
- Up to 5Mbps data transfer rate
- 1048 x 8 Bits
 - —16 Byte Page Write Mode
- ID Lock Protection
 - Block Lock Protect any 1/4, 1st 1/2, First or Last Page or None of the array
- Low Power CMOS
 - —<1μA Standby Current
 - -<3mA Active Current during Program
 - —<400µA Active Current during Read
- Minimum 25ns Read Access Time
- Single Byte Write Capability
- Typical Nonvolatile Write Cycle Time: 5ms
- High Reliability
 - -100,000 Endurance Cycles
 - -Guaranteed Data Retention: 100 Years
- Small Package Options
 - -8-Lead SOIC Package
 - -8-Lead TSSOP Package

DESCRIPTION


The X84047/X84087 Micro Port Saver device is an 8K-bit CMOS E²PROM designed for direct interface to port limited microcontroller or I/O limited microprocessor designs. This device provides all of the benefits of serial memories, such as low cost, low power, low voltage operation, and small package size, while featuring high data transfer rates and reduced interface code requirements—without the need for a dedicated serial bus. The X84047/X84087 is organized as a byte wide memory, but it is also suitable in 16-bit, 32-bit or 64-bit environments, due to the bit serial nature of the interface.

The X84047/X84087 device directly connects to the processor bus and communicates over a single data line using a sequence of standard bus read and write operations. This eliminates the need for dedicated port pins, parallel to serial converters, complicated ASIC implementations, or other glue logic, lowering system cost.

An ID Lock feature prevents writes to as little as 16 bytes or as much as half the array. A Write Protect $\overline{\text{(WP)}}$ pin prevents inadvertent writes to the entire memory.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

BLOCK DIAGRAM



PIN CONFIGURATIONS

8-LEAD SOIC			8-LEAD TSSOP			
CE 🖂 1	1 8		NC□	1 8	DE DE	
1/0 🗆 2	2 7	□ NC	Vcc⊏	2 7	□ WE	
WP 🖂 3	3 6	□ Œ	CE \square	3 6	□ Vss	
V _{SS} □	1 5	□ WE	1/0□	4 5	□ WP	

PIN NAMES

I/O	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
WP	Write Protect Input
V _{CC}	Supply Voltage
V _{SS}	Ground
NC	No Connect

7030 FRM T01

PIN DESCRIPTIONS

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, the chip is deselected, the I/O pin is in the high impedance state, and unless a nonvolatile write operation is underway, the device is in the standby power mode.

Output Enable (OE)

The Output Enable input must be LOW to enable the output buffer and to read data from the device on the I/O line.

Write Enable (WE)

The Write Enable input must be LOW to write either data or command sequences to the device.

Data In/Data Out (I/O)

Data and command sequences are serially written to or serially read from the device through the I/O pin.

Write Protect (WP)

When the Write Protect input is LOW, nonvolatile writes to the device are disabled. When \overline{WP} is HIGH, all functions, including nonvolatile writes, operate normally. If a nonvolatile write cycle is in progress, \overline{WP} going LOW will have no effect on the cycle already underway, but will inhibit any additional nonvolatile write cycles.

DEVICE OPERATION

The X84047/X84087 is a serial E²PROM designed to interface directly with most microprocessor buses. Standard \overline{CE} , \overline{OE} , and \overline{WE} signals control the read and write operations, and a single I/O line is used to send and receive data and commands serially.

Data Timing

Data input on the I/O line is latched on the rising edge of either $\overline{\text{WE}}$ or $\overline{\text{CE}}$, whichever occurs first. Data output on the I/O line is active whenever both $\overline{\text{OE}}$ and $\overline{\text{CE}}$ are LOW. Care should be taken to ensure that $\overline{\text{WE}}$ and $\overline{\text{OE}}$ are never both LOW while $\overline{\text{CE}}$ is LOW.

Read Sequence

A read sequence consists of sending a 16-bit address followed by the reading of data serially. The address is written by issuing 16 separate write cycles ($\overline{\text{WE}}$ and $\overline{\text{CE}}$ LOW, $\overline{\text{OE}}$ HIGH) to the part without a read cycle between the write cycles. The address is sent serially, most significant bit first, over the I/O line. Note that this sequence is fully static, with no special timing restrictions, and the processor is free to perform other tasks on the bus when-

ever the device $\overline{\text{CE}}$ pin is HIGH. Once the 16 address bits are sent, a byte of data can be read on the I/O line by issuing 8 separate read cycles ($\overline{\text{OE}}$ and $\overline{\text{CE}}$ LOW, $\overline{\text{WE}}$ HIGH). At this point, writing a '1' will terminate the read sequence and enter the low power standby state, otherwise the device will await further reads in the sequential read mode.


Sequential Read

The byte address is automatically incremented to the next higher address after each byte of data is read. The data stored in the memory at the next address can be read sequentially by continuing to issue read cycles. When the highest address in the array is reached, the address counter rolls over to address \$000 and reading may be continued indefinitely.

Reset Sequence

The reset sequence resets the device and sets an internal write enable latch. A reset sequence can be sent at any time by performing a read/write "0"/read operation (see Figs. 1 and 2). This breaks the multiple read or write cycle sequences that are normally used to read from or write to the part. The reset sequence can be used at any time to interrupt or end a sequential read or page load. As soon as the write "0" cycle is complete, the part is reset (unless a nonvolatile write cycle is in progress). The second read cycle in this sequence, and any further read cycles, will read a HIGH on the I/O pin until a valid read sequence (which includes the address) is issued. The reset sequence must be issued at the beginning of both read and write sequences to be sure the device initiates these operations properly.

Figure 1. Read Sequence



Write Sequence

A nonvolatile write sequence consists of sending a reset sequence, a 16-bit address, up to 16 bytes of data, and then a special "start nonvolatile write cycle" command sequence. The reset sequence is issued first (as described in the Reset Sequence section) to set an internal write enable latch. The address is written serially by issuing 16 separate write cycles ($\overline{\text{WE}}$ and $\overline{\text{CE}}$ LOW, $\overline{\text{OE}}$ HIGH) to the part without any read cycles between the writes. The address is sent serially, most significant bit first, on the I/O pin.

Up to 16 bytes of data are written by issuing a byte multiple of write cycles. Again, no read cycles are allowed between writes. The nonvolatile write cycle is initiated by issuing a special read/write "1"/read sequence. The first read cycle ends the page load, then the write "1" followed by a read starts the nonvolatile write cycle.

The device recognizes 16-byte pages beginning at addresses XXXXX0000. When sending data to the part, attempts to exceed the upper address of the page will result in the address counter "wrapping-around" to the first address on the page, where data loading can continue. For this reason, sending more than 128 consecutive data bits to a page will result in overwriting previous data just sent to the same page. A nonvolatile write cycle will not start if a partial or incomplete write sequence is issued. The internal write enable latch is reset when the nonvolatile write cycle is completed to prevent inadvert-

ent writes. Note that this sequence is fully static, with no special timing restrictions. The processor is free to perform other tasks on the bus whenever the chip enable pin (\overline{CE}) is HIGH.


Nonvolatile Write Status

The status of a nonvolatile write cycle can be determined at any time by simply reading the state of the I/O pin on the device. This pin is read when \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH. A read during a nonvolatile write cycle returns the I/O state as LOW. When the nonvolatile write cycle is complete, reading the I/O pin returns a HIGH. A reset sequence can also be issued during a nonvolatile write cycle with the same result: I/O is LOW as long as a nonvolatile write cycle is in progress, and I/O is HIGH when the nonvolatile write cycle is done.

ID Lock Operation

Standard reads and writes to address FFFFh gain access to the Status Register of the X84047/X84087. The status register contains three bits to control the ID lock functions. ID Lock provides the designer a mechanism of preventing writes to one of seven segments of memory. These segments range in size from 16 bytes to 512 bytes. Table 1 shows the location of the control bits in the status register. Table 2 shows the ID lock that results from the selected BL bits. To protect the entire array from write operations, tie the WP pin LOW. With WP LOW, no writes are allowed to any array location,

Figure 2: Write Sequence



regardless of the setting of the ID Lock bits. It is possible to read and write only a single byte at a time from/to the status register. Writing more than one byte to the status register will abort the operation. Reading bytes after the first byte will return '0'.

Table 1. Status Register/ID Lock Protection Byte

7	6	5	4	3	2	1	0
0	0	0	0	0	BL2	BL1	BL0

Note: Bits [7:3] specified to be "0's"

Table 2. Block Protect Bits

BL2	BL1	BL0	Array Locked	X84047 Address	X84087 Address
0	0	0	None	N/A	N/A
0	0	1	Lowest 1/4 (Q1)	00H-7FH	00H-FFH
0	1	0	Second 1/4 (Q2)	80H-FFH	100H-1FFH
0	1	1	Third 1/4 (Q3)	100H-17FH	200H-2FFH
1	0	0	Highest 1/4 (Q4)	180H-1FFH	300H-3FFH
1	0	1	Lowest 1/2 (H1)	00H-FFH	00H-1FFH
1	1	0	Lower Page (P0)	0H-FH	00H-0FH
1	1	1	Upper Page (Pn)	1F0H-1FFH	3F0H-3FFH

Low Power Operation

The device enters an idle state, which draws minimal current when:

- —an illegal sequence is entered. The following are the more common illegal sequences:
 - Read/Write/Write—any time
 - Read/Write '1'—When writing the address or writing data.
 - Write '1'—when reading data
 - Read/Read/Write '1'—after data is written to device, but before entering the NV write sequence.
- —the device powers-up;
- —a nonvolatile write operation completes.

While a sequential read is in progress, the device remains in an active state. This state draws more current than the idle state, but not as much as during a read itself. To go back to the lowest power condition, an invalid condition is created by writing a '1' after the last bit of a read operation.

Write Protection

The following circuitry has been included to prevent inadvertent nonvolatile writes:

- —The internal Write Enable latch is reset upon power-up.
- —A reset sequence must be issued to set the internal write enable latch before starting a write sequence.
- —A special "start nonvolatile write" command sequence is required to start a nonvolatile write cycle.
- —The internal Write Enable latch is reset automatically at the end of a nonvolatile write cycle.
- —The internal Write Enable latch is reset and remains reset as long as the WP pin is LOW, which blocks all nonvolatile write cycles.

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias–65°C to +135°C
Storage Temperature65°C to +150°C
Terminal Voltage with
Respect to V _{SS} 1V to +7V
DC Output Current5mA
Lead Temperature (Soldering, 10 seconds)300°C

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Extended	−20°C	+85°C
Industrial	-40°C	+85°C

7030 FRM T02

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits
X84047/X84087	5V ±10%
X84047/X84087 - 2.7 [†]	2.7V to 5.5V

7030 FRM T03

† Contact factory for availability.

D.C. OPERATING CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$)

(Over the recommended operating conditions, unless otherwise specified.)

		Lin	Limits		
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I _{CC1}	V _{CC} Supply Current (Read)		1	mA	OE = V _{IL} , WE = V _{IH} , I/O = Open, CE clocking @ 4MHz
I _{CC2}	V _{CC} Supply Current (Write)		2	mA	I _{CC} During Nonvolatile Write Cycle All Inputs at CMOS Levels
I _{SB1}	V _{CC} Standby Current		1	μΑ	$\overline{CE} = V_{CC}$, Other Inputs = V_{CC} or V_{SS}
ILI	Input Leakage Current		10	μΑ	V _{IN} = V _{SS} to V _{CC}
I _{LO}	Output Leakage Current		10	μΑ	V _{OUT} = V _{SS} to V _{CC}
V _{IL} (1)	Input LOW Voltage	-1	V _{CC} x 0.3	V	
V _{IH} ⁽¹⁾	Input HIGH Voltage	V _{CC} x 0.7	V _{CC} + 0.5	V	
V _{OL}	Output LOW Voltage		0.4	V	$I_{OL} = 2.1$ mA, $V_{CC} = 5$ V ± 10 %
V _{OH}	Output HIGH Voltage	V _{CC} - 0.8		V	$I_{OH} = -1 \text{mA}, V_{CC} = 5 \text{V} \pm 10\%$

7030 FRM T04.2

Notes: (1) V_{IL} Min. and V_{IH} Max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.

D.C. OPERATING CHARACTERISTICS (V_{CC} = 3V $\pm 10\%$) (Over the recommended operating conditions, unless otherwise specified.)

Symbol	Parameter	Lin	nits	Units	Test Conditions	
Symbol	Farameter	Min.	Max.	Ullits	rest Conditions	
I _{CC1}	V _{CC} Supply Current (Read)		500	μΑ	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH},$	
	00 ,			, ,	I/O = Open, CE clocking @ 1MHz	
I _{CC2}	V _{CC} Supply Current (Write)		2	mA	I _{CC} During Nonvolatile Write Cycle	
1002	vec supply surrent (vviits)			1117	All Inputs at CMOS Levels	
I _{SB1}	V _{CC} Standby Current		1	μΑ	$\overline{CE} = V_{CC}$, Other Inputs = V_{CC} or V_{SS}	
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}	
I _{LO}	Output Leakage Current		10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC}	
V _{IL} ⁽¹⁾	Input LOW Voltage	-1	V _{CC} x 0.3	V		
V _{IH} ⁽¹⁾	Input HIGH Voltage	V _{CC} x 0.7	V _{CC} + 0.5	V		
V _{OL}	Output LOW Voltage		0.4	V	I _{OL} = 1mA, V _{CC} =3V	
V _{OH}	Output HIGH Voltage	$V_{CC} - 0.4$		V	$I_{OH} = -400\mu A, V_{CC} = 3V$	

Notes: (1) V_{IL} Min. and V_{IH} Max. are for reference only and are not tested.

7030 FRM T05.1

D.C. OPERATING CHARACTERISTICS (V_{CC} = 1.8V-3.6V)

(Over the recommended operating conditions, unless otherwise specified.)

Symbol	Parameter	Lin	nits	Units	Test Conditions	
Symbol	Faranietei	Min.	Max.	Units	rest conditions	
I _{CC1}	V _{CC} Supply Current (Read)		300	μΑ	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH},$	
				·	I/O = Open, CE clocking @ 1MHz	
I _{CC2}	V _{CC} Supply Current (Write)		1	mA	I _{CC} During Nonvolatile Write Cycle	
1002	VCC Supply Surront (VVIIIS)		ı	1117	All Inputs at CMOS Levels	
I _{SB1}	V _{CC} Standby Current		1	μΑ	$\overline{CE} = V_{CC}$, Other Inputs = V_{CC} or V_{SS}	
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}	
I _{LO}	Output Leakage Current		10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC}	
V _{IL} ⁽¹⁾	Input LOW Voltage	-1	V _{CC} x 0.3	V		
V _{IH} ⁽¹⁾	Input HIGH Voltage	V _{CC} x 0.7	V _{CC} + 0.5	V		
V _{OL}	Output LOW Voltage		0.4	V	I _{OL} = 0.5mA, V _{CC} =2V	
V _{OH}	Output HIGH Voltage	V _{CC} - 0.2		V	$I_{OH} = -250\mu A, V_{CC} = 2V$	

Notes: (1) V_{IL} Min. and V_{IH} Max. are for reference only and are not tested.

7030 FRM T05.1

CAPACITANCE $T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$

Symbol	Parameter	Max.	Units	Test Conditions
C _{I/O} ⁽²⁾	Input/Output Capacitance	8	pF	V _{I/O} = 0V
C _{IN} ⁽²⁾	Input Capacitance	6	pF	V _{IN} = 0V

Notes: (2) Periodically sampled, but not 100% tested.

7030 FRM T06

POWER-UP TIMING

Symbol	Parameter	Max.	Units	
t _{PUR} ⁽³⁾	Power-up to Read Operation	1	ms	
t _{PUW} ⁽³⁾	Power-up to Write Operation	1	ms	

7030 FRM T07


Notes: (3) Time delays required from the time the V_{CC} is stable until the specific operation can be initiated. Periodically sampled, but not 100% tested.

A.C. CONDITIONS OF TEST

Input Pulse Levels	V_{CC} x 0.1 to V_{CC} x 0.9		
Input Rise and Fall Times	5ns		
Input and Output Timing Levels	V _{CC} x 0.5		

7030 FRM T08

EQUIVALENT A.C. LOAD CIRCUITS



A.C. CHARACTERISTICS

(Over the recommended operating conditions, unless otherwise specified.)


Read Cycle Limits - X84047/X84087

		$V_{CC} = 4.5V-5.5V$		V _{CC} = 2.5V-5.5V		V _{CC} = 1.8-3.6V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	50		100		200		ns
t _{CE}	CE Access Time		10		25		50	ns
toE	OE Access Time		10		25		50	ns
t _{OEL}	OZ Pulse Width	25		30		50		ns
toeh	OZ HIGH Recovery Time	25		30		50		ns
t _{LOW}	CE LOW Time	20		30		65		ns
t _{HIGH}	CE HIGH Time	30		30		30		ns
t _{LZ} ⁽⁴⁾	CE LOW to Output In Low Z	0		0		0		ns
t _{HZ} ⁽⁴⁾	CE HIGH to Output In High Z	0	15	0	30	0	95	ns
t _{OLZ} ⁽⁴⁾	OE LOW to Output In Low Z	0		0		0		ns
t _{OHZ} ⁽⁴⁾	OE HIGH to Output In High Z	0	15	0	50	0	110	ns
t _{OH}	Output Hold from $\overline{\text{CE}}$ or $\overline{\text{OE}}$ HIGH	0		0		0		ns
t _{WES}	WE HIGH Setup Time	10		10		10		ns
t _{WEH}	WE HIGH Hold Time	10		10		10		ns

7030 FRM T09

Notes: (4) Periodically sampled, but not 100% tested. t_{HZ} and t_{OHZ} are measured from the point where \overline{CE} or \overline{OE} goes HIGH (whichever occurs first) to the time when I/O is no longer being driven into a 5pF load.

Read Cycle



Write Cycle Limits - X84047/X84087


		V _{CC} = 4.5V-5.5V		$V_{CC} = 2.5V-5.5V$		V _{CC} = 1.8-3.6V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{NVWC} ⁽⁵⁾	Nonvolatile Write Cycle Time		3		5		5	ms
t _{WC}	Write Cycle Time	50		95		156		ns
t _{WP}	WE Pulse Width	20		35		70		ns
t _{WPH}	WE HIGH Recovery Time	65		35		35		ns
t _{CS}	Write Setup Time	0		0		0		ns
t _{CH}	Write Hold Time	0		0		0		ns
t _{CP}	CE Pulse Width	25		40		65		ns
t _{CPH}	CE HIGH Recovery Time	100		30		30		ns
t _{OES}	OE HIGH Setup Time	25		25		50		ns
t _{OEH}	OE HIGH Hold Time	25		25		50		ns
t _{DS} ⁽⁶⁾	Data Setup Time	12		20		40		ns
t _{DH} ⁽⁶⁾	Data Hold Time	5		5		5		ns
t _{WPSU} ⁽⁷⁾	WP HIGH Setup	100		100		150		ns
t _{WPHD} ⁽⁷⁾	WP Hold HIGH	100		100		150		ns

7030 FRM T10


Notes: (5) t_{NVWC} is the time from the falling edge of $\overline{\text{OE}}$ or $\overline{\text{CE}}$ (whichever occurs last) of the second read cycle in the "start nonvolatile write cycle" sequence until the self-timed, internal nonvolatile write cycle is completed.

- (6) Data is latched into the X84047/X84087 on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs first.
- (7) Periodically sampled, but not 100% tested.

CE Controlled Write Cycle




WE Controlled Write Cycle



PACKAGING INFORMATION


8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

7030 FRM F12

ORDERING INFORMATION



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.