Semiconductors

## Radiation Tolerant 32/40-Bit IEEE Floating-Point DSP Microprocessor

## Introduction

TEMIC Semiconductors is manufacturing a radiation tolerant version of the Analog Devices ADSP-21020 32/40-Bit Floating-Point DSP.

The product is pin and code compatible with ADI product, making system development straight forward and cost effective, using existing development tools and algorithms.

## Features

- Superscalar IEEE Floating-Point-Processor
- Off-Chip Harvard Architecture Maximizes Signal Processing Performance
- 50 ns, 20 MIPS Instruction Rate, Single-Cycle Execution
- 60 MFLOPS Peak, 40 MFLOPS Sustained Performance
- 1024-Point Complex FFT Benchmark : 0.975 ms
- Divide ( $\mathrm{y} / \mathrm{x}$ ) : 300 ns
- Inverse Square Root $(1 / \sqrt{ } \mathrm{x}): 450 \mathrm{~ns}$
- 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
- 32-Bit Fixed-Point Formats, Integer and Fractional, with 80-Bit Accumulators
- IEEE Exception Handling with Interrupt on Exception
- Three Independent Computation Units : Multiplier, ALU, and Barrel Shifter
- Dual Data Address Generators with Indirect, Immediate, Modulo, and Bit Reverse Addressing Modes
- Two Off-Chip Memory Transfers in Parallel with Instruction Fetch and Single-Cycle Multiply \& ALU Operations
- Multiply with Add \& Subtract for FFT Butterfly Computation
- Efficient Program Sequencing with Zero-Overhead Looping : Single-Cycle Loop Setup
- Single-Cycle Register File Context Switch
- 23 ns External RAM Access Time for Zero-Wait-State, 40 ns Instruction Execution
- IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation Circuitry
- 223 CPGA package for breadboarding
- 256 Multi layer quad flat pack, flat leads, for flight models
- Full compatible with Analog Devices ADSP-21020
- Latch up immune
- Total dose better than $100 \mathrm{Krad}(\mathrm{Si})$
- SEU immunity better than $50 \mathrm{MeV} / \mathrm{mg} / \mathrm{cm}^{2}$
- For 25 MHz specification, call factory


Functional Block Diagram

## General Description

The TSC21020F is single-chip IEEE floating-point processor optimized for digital signal processing applications ${ }^{1}$. Its architecture is similar to that of Analog Devices' ADSP-2100 family of fixed-point DSP processors.
Fabricated in a high-speed, low-power and radiation tolerant CMOS process, the TSC21020F has a 50 ns instruction cycle time. With a high-performance on-chip instruction cache, the TSC21020F can execute every instruction in a single cycle.

The TSC21020F features :

## - Independent Parallel Computation Units

The arithmetic/logic unit (ALU), multiplier and
shifter perform single-cycle instructions. The units are architecturally arranged in parallel, maximizing computational throughput. A single multifunction instruction executes parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

- Data Register File

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port (16-register) register file, combined with the TSC21020F's Harvard architecture, allows
unconstrained data flow between computation units and off-chip memory.

- Single-Cycle Fetch of Instruction and Two Operands
The TSC21020F uses a modified Harvard architecture in which data memory stores data and program memory stores both instructions and data. Because of its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch an operand from data memory, an operand from program memory, and an instruction from the cache, all in a single cycle.
- Memory Interface

Addressing of external memory devices by the TSC21020F is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The TSC21020F provides programmable memory wait states, and external memory acknowledge controls allow interfacing to peripheral devices with variable access times.

## - Instruction Cache

1. It is fully compatible with Analog Devices ADSP-21020

The TSC21020F includes a high performance instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective-only the instructions whose fetches conflict with program memory data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

- Hardware Circular Buffers

The TSC21020F provides hardware to implement circular buffers in memory, which are common in digital filters and Fourier transform implementations. It handles address pointer wraparound, reducing overhead (thereby increasing performance) and simplifying implementation. Circular buffers can start and end at any location.

- Flexible Instruction Set

The TSC21020F's 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the TSC21020F can conditionally execute a multiply, an add, a subtract and a branch in a single instruction.

## Development System

The TSC21020F is supported with a complete set of software and hardware development tools from Analog Devices. The ADSP-21000 Family Development System from Analog Devices includes development software, an evaluation board and an in-circuit emulator.

- Assembler

Creates relocatable, COFF (Common Object File Format) object files from ADSP-21xxx assembly source code. It accepts standard C preprocessor directives for conditional assembly and macro processing. The algebraic syntax of the ADSP-21xxx assembly language facilitates coding and debugging of DSP algorithms.

- Linker/Librarian

The Linker processes separately assembled object files and library files to create a single executable program. It assigns memory locations to code and to data in accordance with a user-defined architecture file that describes the memory and I/O configuration of the target system. The Librarian allows you to group frequently used object files into a single library file that can be linked with your main program.

- Simulator

The Simulator performs interactive, instruction-level simulation of ADSP-21xxx code within the hardware configuration described by a system architecture file. It flags illegal operations and supports full symbolic disassembly. It provides an easy-to-use, window oriented, graphical user interface that is identical to the one used by the ADSP- 21020 EZ-ICE Emulator. Commands are accessed from pull-down menus with a mouse.

- PROM Splitter

Formats an executable file into files that can be used with an industry-standard PROM programmer.

- C Compiler and Runtime Library

The C Compiler complies with ANSI specifications. It takes advantage of the TSC21020F's high-level
language architectural features and incorporates optimizing algorithms to speed up the execution of code. It includes an extensive runtime library with over 100 standard and DSP-specific functions.

- C Source Level Debugger

A full-featured C source level debugger that works with the simulator or EZ-ICE emulator to allow debugging of assembler source, C source, or mixed assembler and C .

- Numerical C Compiler

Supports ANSI Standard (X3J11.1) Numerical C as defined by the Numeric C Extensions Group. The compiler accepts C source input containing Numerical C extensions for array selection, vector math operations, complex data types, circular pointers, and variably dimensioned arrays, and outputs ADSP-21xxx assembly language source code.

- ADSP- 21020 EZ-LAB ${ }^{\circledR}$ Evaluation Board

The EZ-LAB Evaluation Board is a general-purpose, standalone TSC21020F system that includes 32 K words of program memory and 32 K words of data memory as well as analog I/O. A PC RS-232 download path enables the user to download and run programs directly on the EZ-LAB. In addition, it may be used in conjunction with the EZ-ICE Emulator to provide a powerful software debug environment.

- ADSP- 21020 EZ-ICE ${ }^{\circledR}$ Emulator

This in-circuit emulator provides the system designer with a PC-based development environment that allows nonintrusive access to the TSC21020F's internal registers through the processor's 5-pin JTAG Test Access Port. This use of on-chip emulation circuitry enables reliable, full-speed performance in any target. The emulator uses the same graphical user interface as the ADSP- 21020 Simulator, allowing an easy transition from software to hardware debug. (See "Target System Requirements for Use of EZ-ICE Emulator" on page 27.)
${ }^{\circledR}$ EZ-LAB and EZ-ICE are registered trademarks of Analog Devices, Inc.

## Additional Information

This data sheet provides a general overview of TSC21020F functionality. For additional information on the architecture and instruction set of the processor, refer to the ADSP-21020 User's Manual. For development
system and programming reference information, refer to the ADSP-21000 Family Development Software Manuals and the ADSP-21020 Programmer's Quick Reference.

## Architecture Overview

Figure 1 shows a block diagram of the TSC21020F. The processor features:

- Three Computation Units (ALU, Multiplier, and Shifter) with a Shared Data Register File
- Two Data Address Generators (DAG 1, DAG 2)
- Program Sequencer with Instruction Cache
- 32-Bit Timer
- Memory Buses and Interface
- JTAG Test Access Port and On-Chip Emulation Support


## Computation Units

The TSC21020F contains three independent computation units: an ALU, a multiplier with fixed-point accumulator, and a shifter. In order to meet a wide variety of processing needs, the computation units process data in three formats: 32-bit fixed-point, 32-bit floating-point and 40 -bit floating-point. The floating-point operations are single-precision IEEE-compatible (IEEE Standard 754/854). The 32-bit floating-point format is the standard IEEE format, whereas the 40-bit IEEE extendedprecision format has eight additional LSBs of mantissa for greater accuracy.
The multiplier performs floating-point and fixed-point
multiplication as well as fixed-point multiply/add and multiply/subtract operations. Integer products are 64 bits wide, and the accumulator is 80 bits wide. The ALU performs 45 standard arithmetic and logic operations, supporting both fixed-point and floating-point formats. The shifter performs 19 different operations on 32-bit operands. These operations include logical and arithmetic shifts, bit manipulation, field deposit, and extract and derive exponent operations.
The computation units perform single-cycle operations ; there is no computation pipeline. The three units are connected in parallel rather than serially, via multiple-bus connections with the 10 -port data register file. The output of any computation unit may be used as the input of any unit on the next cycle. In a multifunction computation, the ALU and multiplier perform independent, simultaneous operations.

## Data Register File

The TSC21020F's general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. The register file has two sets (primary and alternate) of sixteen 40 -bit registers each, for fast context switching.


Figure 1. TSC21020F Block Diagram

With a large number of buses connecting the registers to the computation units, data flow between computation units and from/to off-chip memory is unconstrained and free from bottlenecks. The 10-port register file and Harvard architecture of the TSC21020F allow the following nine data transfers to be performed every cycle :

- Off-chip read/write of two operands to or from the register file
- Two operands supplied to the ALU
- Two operands supplied to the multiplier
- Two results received from the ALU and multiplier (three, if the ALU operation is a combined addition/subtraction).

The processor's 48-bit orthogonal instruction word supports fully parallel data transfer and arithmetic operations in the same instruction.

## Address Generators and Program Sequencer

Two dedicated address generators and a program sequencer supply addresses for memory accesses. Because of this, the computation units need never be used to calculate addresses. Because of its instruction cache, the TSC21020F can simultaneously fetch an instruction and data values from both off-chip program memory and off-chip data memory in a single cycle.

The data address generators (DAGs) provide memory addresses when external memory data is transferred over the parallel memory ports to or from internal registers. Dual data address generators enable the processor to output two simultaneous addresses for dual operand reads and writes. DAG 1 supplies 32-bit addresses to data memory. DAG 2 supplies 24 -bit addresses to program memory for program memory data accesses.

Each DAG keeps track of up to eight address pointers, eight modifiers, eight buffer length values and eight base values. A pointer used for indirect addressing can be modified by a value in a specified register, either before (premodify) or after (post-modify) the access. To implement automatic modulo addressing for circular buffers, the TSC21020F provides buffer length registers that can be associated with each pointer. Base values for pointers allow circular buffers to be placed at arbitrary locations. Each DAG register has an alternate register that can be activated for fast context switching.
The program sequencer supplies instruction addresses to program memory. It controls loop iterations and evaluates conditional instructions. To execute looped code with zero overhead, the TSC21020F maintains an internal loop
counter and loop stack. No explicit jump or decrement instructions are required to maintain the loop.

The TSC21020F derives its high clock rate from pipelined fetch, decode and execute cycles. Approximately $70 \%$ of the machine cycle is available for memory accesses ; consequently, TSC21020F systems can be built using slower and therefore less expensive memory chips.

## Instruction Cache

The program sequencer includes a high performance, selective instruction cache that enables three-bus operation for fetching an instruction and two data values. This two-way, set-associative cache holds 32 instructions. The cache is selective (only the instructions whose fetches conflict with program memory data accesses are cached), so the TSC21020F can perform a program memory data access and can execute the corresponding instruction in the same cycle. The program sequencer fetches the instruction from the cache instead of from program memory, enabling the TSC21020F to simultaneously access data in both program memory and data memory.

## Context Switching

Many of the TSC21020F's registers have alternate register sets that can be activated during interrupt servicing to facilitate a fast context switch. The data registers in the register file, DAG registers and the multiplier result register all have alternate sets. Registers active at reset are called primary registers ; the others are called alternate registers. Bits in the MODE1 control register determine which registers are active at any particular time.
The primary/alternate select bits for each half of the register file (top eight or bottom eight registers) are independent. Likewise, the top four and bottom four register sets in each DAG have independent primary/alternate select bits. This scheme allows passing of data between contexts.

## Interrupts

The TSC21020F has four external hardware interrupts, nine internally generated interrupts, and eight software interrupts. For the external interrupts and the internal timer interrupt, the TSC21020F automatically stacks the arithmetic status and mode (MODE1) registers when servicing the interrupt, allowing five nesting levels of fast service for these interrupts.

An interrupt can occur at any time while the TSC21020F is executing a program. Internal events that generate interrupts include arithmetic exceptions, which allow for fast trap handling and recovery.

## Timer

The programmable interval timer provides periodic interrupt generation. When enabled, the timer decrements a 32-bit count register every cycle. When this count register reaches zero, the TSC21020F generates an interrupt and asserts its TIMEXP output. The count register is automatically reloaded from a 32-bit period register and the count resumes immediately.

## System Interface

Figure 2 shows an TSC21020F basic system configuration.
The external memory interface supports memorymapped peripherals and slower memory with a user-defined combination of programmable wait states and hardware acknowledge signals. Both the program memory and data memory interfaces support addressing of page-mode DRAMs.
The TSC21020F's internal functions are supported by four internal buses : the program memory address (PMA) and data memory address (DMA) buses are used for addresses associated with program and data memory. The
program memory data (PMD) and data memory data (DMD) buses are used for data associated with the two memory spaces. These buses are extended off chip. Four data memory select (DMS) signals select one of four user-configurable banks of data memory. Similarly, two program memory select (PMS) signals select between two user-configurable banks of program memory. All banks are independently programmable for 0-7 wait states.
The PX registers permit passing data between program memory and data memory spaces. They provide a bridge between the 48 -bit PMD bus and the 40 -bit DMD bus or between the 40 -bit register file and the PMD bus.

The PMA bus is 24 bits wide allowing direct access of up to 16 M words of mixed instruction code and data. The PMD is 48 bits wide to accommodate the 48 -bit instruction width. For access of 40 -bit data the lower 8 bits are unused. For access of 32-bit data the lower 16 bits are ignored.
The DMA bus is 32 bits wide allowing direct access of up to 4 Gigawords of data. The DMD bus is 40 bits wide. For 32-bit data, the lower 8 bits are unused. The DMD bus provides a path for the contents of any register in the processor to be transferred to any other register or to any external data memory location in a single cycle. The data memory address comes from one of two sources : an absolute value specified in the instruction code (direct addressing) or the output of a data address generator (indirect addressing).


Figure 2. Basic System Configuration.

External devices can gain control of the processor's memory buses from the TSC21020F by means of the bus request/grant signals ( $\overline{\mathrm{BR}}$ and $\overline{\mathrm{BG}}$ ). To grant its buses in response to a bus request, the TSC21020F halts internal operations and places its program and data memory interfaces in a high impedance state. In addition, three-state controls (DTMS and $\overline{\text { PMTS }}$ ) allow an external device to place either the program or data memory interface in a high impedance state without affecting the other interface and without halting the TSC21020F unless it requires a memory access from the affected interface. The three-state controls make it easy for an external cache controller to hold the TSC21020F off the bus while it updates an external cache memory.

## Pin Descriptions

This section describes the pins of the TSC21020F. When groups of pins are identified with subscripts, e.g. $\mathrm{PMD}_{47-0}$, the highest numbered pin is the MSB (in this case, $\mathrm{PMD}_{47}$ ). Inputs identified as synchronous ( S ) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI, and TRST). Those that are asynchronous (A) can be asserted asynchronously to CLKIN.
$\mathrm{O}=$ Output $; \mathrm{I}=$ Input ; $\mathrm{S}=$ Synchronous ; $\mathrm{A}=$ Asynchronous ; P = Power Supply ; G = Ground.

| Pin <br> Name | Type | Function |
| :--- | :---: | :--- |
| PMA $_{23-0}$ | O | Program Memory Address. The TSC21020F <br> outputs an address in program memory on <br> these pins. |
| PMD $_{47-0}$ | I/O | Program Memory Data. The TSC21020F <br> inputs and outputs data and instructions on <br> these pins. 32-bit fixed-point data and 32-bit <br> single-precision floating-point data is <br> transferred over bits 47-16 of the PMD bus. |
| $\overline{\text { PMS }} 1-0$ | O | Program Memory Select lines. These pins are <br> asserted as chip selects for the corresponding <br> banks of program memory. Memory banks <br> must be defined in the memory control <br> registers. These pins are decoded program <br> memory address lines and provide an early <br> indication of a possible bus cycle. |
| $\overline{\text { PMRD }}$ | O | Program Memory Read strobe. This pin is <br> asserted when the TSC21020F reads from <br> program memory. |
| $\overline{\mathrm{PMWR}}$ | O | Program Memory Write strobe. This pin is <br> asserted when the TSC21020F writes to <br> program memory. |

## JTAG Test and Emulation Support

The TSC21020F implements the boundary scan testing provisions specified by IEEE Standard 1149.1 of the Joint Testing Action Group (JTAG). The TSC21020F's test access port and on-chip JTAG circuitry is fully compliant with the IEEE 1149.1 specification. The test access port enables boundary scan testing of circuitry connected to the TSC21020F's I/O pins.
The TSC21020F also implements on-chip emulation through the JTAG test access port. The processor's eight sets of breakpoint range registers enable program execution at full speed until reaching a desired breakpoint address range. The processor can then halt and allow reading/writing of all the processor's internal registers and external memories through the JTAG port.

| Pin <br> Name | Type | Function |
| :---: | :---: | :---: |
| PMACK | I/S | Program Memory Acknowledge. An external device deasserts this input to add wait states to a memory access. |
| PMPAGE | O | Program Memory Page Boundary. The TSC21020F asserts this pin to signal that a program memory page boundary has been crossed. Memory pages must be defined in the memory control registers. |
| $\overline{\text { PMTS }}$ | I/S | Program Memory Three-State Control. $\overline{\text { PMTS }}$ places the program memory address, data, selects, and strobes in a high-impedance state. If $\overline{\text { PMTS }}$ is asserted while a PM access is occurring, the processor will halt and the memory access will not be completed. PMACK must be asserted for at least one cycle when $\overline{\text { PMTS }}$ is deasserted to allow any pending memory access to complete properly. $\overline{\text { PMTS should only be asserted (low) during }}$ an active memory access cycle. |
| $\mathrm{DMA}_{31-0}$ | O | Data Memory Address. The TSC21020F outputs an address in data memory on these pins. |
| DMD $39-0$ | I/O | Data Memory Data. The TSC21020F inputs and outputs data on these pins. 32-bit fixed-point data and 32-bit single-precision floating-point data is transferred over bits $39-8$ of the DMD bus. |
| $\overline{\mathrm{DMS}}_{3-0}$ | O | Data Memory Select lines. These pins are asserted as chip selects for the corresponding banks of data memory. Memory banks must be defined in the memory control registers. These pins are decoded data memory address lines and provide an early indication of a possible bus cycle. |


| Pin <br> Name | Type | Function |
| :---: | :---: | :---: |
| $\overline{\text { DMRD }}$ | O | Data Memory Read strobe. This pin is asserted when the TSC21020F reads from data memory. |
| $\overline{\text { DMWR }}$ | O | Data Memory Write strobe. This pin is asserted when the TSC21020F writes to data memory. |
| DMACK | I/S | Data Memory Acknowledge. An external device deasserts this input to add wait states to a memory access. |
| DMPAGE | O | Data Memory Page Boundary. The TSC21020F asserts this pin to signal that a data memory page boundary has been crossed. Memory pages must be defined in the memory control registers. |
| $\overline{\text { DMTS }}$ | I/S | Data Memory Three-State Control. $\overline{\text { DMTS }}$ places the data memory address, data, selects, and strobes in a high-impedance state. If $\overline{\text { DMTS }}$ is asserted while à DM access is occurring, the processor will halt and the memory access will not be completed. DMACK must be asserted for at least one cycle when $\overline{\text { DMTS }}$ is deasserted to allow any pending memory access to complete properly. $\overline{\text { DMTS }}$ should only be asserted (low) during an active memory access cycle. |
| CLKIN | I | External clock input to the TSC21020F. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the specified frequency. |
| $\overline{\text { RESET }}$ | I/A | Sets the TSC21020F to a known state and begins execution at the program memory location specified by the hardware reset vector (address). This input must be asserted (low) at power-up. |
| $\overline{\overline{I R Q}}_{3-0}$ | I/A | Interrupt request lines ; may be either edgeriggered or level-sensitive. |
| $\mathrm{FLAG}_{3-0}$ | I/O/A | External Flags. Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals. |
| $\overline{\mathrm{BR}}$ | I/A | Bus Request. Used by an external device to request control of the memory interface. When $\overline{\mathrm{BR}}$ is asserted, the processor halts execution after completion of the current cycle, places all memory data, addresses, selects, and strobes in a high-impedance state, and asserts $\overline{\mathrm{BG}}$. The processor continues normal operation when $\overline{\mathrm{BR}}$ is released. |


| Pin <br> Name | Type | Function |
| :---: | :---: | :---: |
| $\overline{\mathrm{BG}}$ | O | Bus Grant. Acknowledges a bus request $(\overline{\mathrm{BR}})$, indicating that the external device may take control of the memory interface. $\overline{\mathrm{BG}}$ is asserted (held low) until $\overline{\mathrm{BR}}$ is released. |
| TIMEXP | O | Timer Expired. Asserted for four cycles when the value of TCOUNT is decremented to zero. |
| RCOMP |  | Not available Can be set to any voltage level. |
| EVDD | P | Power supply (for output drivers), nominally +5 V dc (10 pins). |
| EGND | G | Power supply return (for output drivers) ; (16 pins). |
| IVDD | P | Power supply (for internal circuitry), nominally +5 V dc (4 pins). |
| IGND | G | Power supply return (for internal circuitry) ; (7 pins). |
| TCK | I | Test Clock. Provides an asynchronous clock for JTAG boundary scan. |
| TMS | I/S | Test Mode Select. Used to control the test state machine. TMS has a $20 \mathrm{k} \Omega$ internal pullup resistor. |
| TDI | I/S | Test Data Input. Provides serial data for the boundary scan logic. TDI has a $20 \mathrm{k} \Omega$ internal pullup resistor. |
| TDO | O | Test Data Output. Serial scan output of the boundary scan path. |
| $\overline{\text { TRST }}$ | I/A | Test Reset. Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the TSC21020F. TRST has a $20 \mathrm{k} \Omega$ internal pullup resistor. |
| NC |  | No Connect. No Connects are reserved pins that must be left open and unconnected. |

## Instruction Set Summary

The TSC21020F instruction set provides a wide variety of programming capabilities. Every instruction assembles into a single word and can execute in a single processor cycle. Multifunction instructions enable simultaneous multiplier and ALU operations, as well as computations executed in parallel with data transfers. The addressing power of the TSC21020F gives flexibility in moving data both internally and externally. The TSC21020F assembly language uses an algebraic syntax for ease of coding and readability.

The instruction types are grouped into four categories:

## Compute and Move or Modify <br> Program Flow Control <br> Immediate Move <br> Miscellaneous

The instruction types are numbered ; there are 22 types. Some instructions have more than one syntactical form ; for example, Instruction 4 has four distinct forms. The instruction number itself has no bearing on programming, but corresponds to the opcode recognized by the TSC21020F device.

Because of the width and orthogonality of the instruction word, there are many possible instructions. For example, the ALU supports 21 fixed-point operations and 24 floating-point operations; each of these operations can be the compute portion of an instruction.
The following pages provide an overview and summary of the TSC21020F instruction set. For complete information, see the ADSP-21020 User's Manual from Analog Devices. For additional reference information, see the ADSP- 21020 Programmer's Quick Reference from Analog Devices.
This section also contains several reference tables for using the instruction set.

- Table 1 describes the notation and abbreviations used.
- Table 2 lists all condition and termination code mnemonics.
- Table 3 lists all register mnemonics.
- Tables 4 through 7 list the syntax for all compute (ALU, multiplier, shifter or multifunction) operations.
- Table 8 lists interrupts and their vector addresses.


## Compute and Move or Modify Instructions

| 1. |  | compute, | $\left\|\begin{array}{l} \mathrm{DM}(\mathrm{Ia}, \mathrm{Mb})=\text { dreg } 1 \\ \operatorname{dreg} 1=\mathrm{DM}(\mathrm{Ia}, \mathrm{Mb}) \end{array}\right\|$ | $\left\|\begin{array}{l} \mathrm{PM}(\mathrm{Ic}, \mathrm{Md})=\text { dreg2 } \\ \mathrm{dreg} 2=\mathrm{PM}(\mathrm{Ic}, \mathrm{Md}) \end{array}\right\|$ |
| :---: | :---: | :---: | :---: | :---: |
| 2. | IF condition | compute ; |  |  |
| 3 a . | IF condition | compute, | $\left\|\begin{array}{l}\mathrm{DM}(\mathrm{Ia}, \mathrm{Mb}) \\ \operatorname{PM}(\mathrm{Ic}, \mathrm{Md})\end{array}\right\|=$ ureg ; |  |
| 3 b . | IF condition | compute, | $\left\|\begin{array}{l}\text { DM(Mb, Ia) } \\ \operatorname{PM}(\mathrm{Md}, \mathrm{Ic})\end{array}\right\|=$ ureg ; |  |
| 3c. | IF condition | compute, | $\text { ureg }=\left\|\begin{array}{c} \mathrm{DM}(\mathrm{Ia}, \mathrm{Mb}) \\ \mathrm{PM}(\mathrm{Ic}, \mathrm{Md}) \end{array}\right\|$ |  |
| 3d. | IF condition | compute, | $\text { ureg }=\left\|\begin{array}{l} \mathrm{DM}(\mathrm{Mb}, \mathrm{Ia}) \\ \operatorname{PM}(\mathrm{Md}, \mathrm{Ic}) \end{array}\right\| ;$ |  |
| 4 a . | IF condition | compute, | $\left\|\begin{array}{l} \text { DM }(\text { Ia, }, ~<~ d a t a 6 ~>~) ~ \\ \text { PM(Ic, }, ~<~ d a t a 6 ~>) ~ \end{array}\right\|=\text { dreg; }$ |  |
| 4b. | IF condition | compute, | $\left\|\begin{array}{l} \mathrm{DM}(<\text { data } 6>, \text { Ia }) \\ \mathrm{PM}(<\text { data } 6>, \text { Ic }) \end{array}\right\|=\text { dreg ; }$ |  |
| 4c. | IF condition | compute, | $\text { dreg }=\left\|\begin{array}{ll} \text { DM }(\text { Ia }, & <\text { data } 6>) \\ \text { PM }(\text { Ic }, & <\text { data }>) \end{array}\right\|$ |  |
| 4d. | IF condition | compute, | $\text { dreg }=\left\|\begin{array}{l} \mathrm{DM}(<\text { data6 >, Ia }) \\ \mathrm{PM}(<\text { data6 >, Ic }) \end{array}\right\| ;$ |  |
| 5. | IF condition | compute, | ureg $1=$ ureg 2 ; |  |
| 6 a. | IF condition | shiftimm, | $\left\|\begin{array}{l} D M(I a, M b) \\ P M(I c, M d) \end{array}\right\|=\text { dreg }$ |  |

6b. IF condition shiftimm, dreg $=\left|\begin{array}{l}D M(I a, M b) \\ P M(I c, M d)\end{array}\right|$;
7. IF condition compute, MODIFY $\left|\begin{array}{l}(\mathrm{Ia}, \mathrm{Mb}) \\ (\mathrm{Ic}, \mathrm{Md})\end{array}\right|$;

## Program Flow Control Instructions

8. IF condition
$\left|\begin{array}{c}\text { JUMP } \\ \text { CALL }\end{array}\right| \quad|(\mathrm{PC},<\operatorname{raddr} 24 \gg \operatorname{reladdr} 24>)| \quad\left(\left|\begin{array}{c}D B \\ L A \\ D B, L A\end{array}\right|\right) ;$
9. IF condition
\(\left.\left|\begin{array}{c}JUMP <br>

CALL\end{array}\right|\)| $(\mathrm{Md}, \mathrm{Ic})$ |
| :---: |
| $(\mathrm{PC},<$ reladdr6 >) | \right\rvert\,\(\quad\left(\left.\begin{array}{c}D B <br>

L A <br>
D B, L A\end{array} \right\rvert\,\right)\), compute;
11. IF condition
$\left|\begin{array}{l}\mathrm{RTS} \\ \mathrm{RTI}\end{array}\right| \quad\left(\left|\begin{array}{c}D B \\ L A \\ D B, L A\end{array}\right|\right), \quad$ compute
12. $\mathrm{LCNTR}=$

(DB) Delayed branch
(LA) Loop abort (pop loop PC stacks on branch)

## Immediate Move Instructions

14a. $\quad\left|\begin{array}{l}\mathrm{DM}(<\operatorname{addr} 32>) \\ \mathrm{PM}(<\operatorname{addr} 24>)\end{array}\right|=$ ureg;
14b. $\quad$ ureg $=$

$$
\left|\begin{array}{l}
\mathrm{DM}(<\text { addr32 }>) \\
\mathrm{PM}(<\text { addr2 }>)
\end{array}\right| ;
$$

15a. $\mid \mathrm{DM}(<\operatorname{data} 32>$, Ia $) \mid=$ ureg ;
$\mid \mathrm{PM}(<$ data24 > , Ic) $\mid$
15b. $\quad$ ureg $=$

$$
\left|\begin{array}{l}
\mathrm{DM}(<\operatorname{data} 32>, \text { Ia }) \\
\mathrm{PM}(<\text { data } 24>, \text { Ic })
\end{array}\right| ;
$$

16. $|\mathrm{DM}(\mathrm{Ia}, \mathrm{Mb})|=<$ data $32>$;

PM(Ic, Md)
17. $\quad$ ureg $=<$ data $32>$;

## Miscellaneous Instructions

18. BIT

$|$| SET |
| :---: |
| CLR |
| TGL |
| TST |
| XOR |

sreg < data32 > ;
(Ia, < data32 >
Ic, $<$ data $32>\mid$
(Ia, <data32 >)
20. $\left|\begin{array}{c}P U S H \\ P O P\end{array}\right|$ LOOP , $\left|\begin{array}{c}P U S H \\ P O P\end{array}\right| \quad$ STS ;
21. NOP ;
22. IDLE;

Table 1: Syntax Notation Conventions

| Notation | Meaning |
| :--- | :--- |
| UPPERCASE | Explicit syntax - assembler keyword (notation only ; <br> assembler is not case-sensitive and lowercase is <br> the preferred programming convention) |
| $;$ | Instruction terminator |
| italics | Separates parallel operations in an instruction |
| Opetween lines $\mid$ | List of options (choose one) |
| <datan> | n-bit immediate data value |
| <addrn> | n-bit immediate address value |
| <reladdrn> | n-bit immediate PC-relative address value |
| compute | ALU, multiplier, shifter or multifunction |
| shiftimm | operation (from Tables 4-7) |
| condition | Shifter immediate operation (from Table 6) |
| termination | Status condition (from Table 2) |
| ureg | Termination condition (from Table 2) |
| sreg | Universal register (from Table 3) |
| dreg | System register (from Table 3) |
| Ia | R15-R0, F15-F0; register file location |
| Mb | I7-I0; DAG1 index register |
| Ic | M7-M0 ; DAG1 modify register |
| Md | I15-I8; DAG2 index register |

Table 2 : Condition and Termination Codes

| Name | Description |
| :--- | :--- |
| eq | ALU equal to zero |
| ne | ALU not equal to zero |
| ge | ALU greater than or equal to zero |
| lt | ALU less than zero |
| le | ALU less than or equal to zero |
| gt | ALU greater than zero |
| ac | ALU carry |
| not ac | Not ALU carry |
| av | ALU overflow |
| not av | Not ALU overflow |
| mv | Multiplier overflow |
| not mv | Not multiplier overflow |
| ms | Multiplier sign |
| not ms | Not multiplier sign |
| sv | Shifter overflow |
| not sv | Not shifter overflow |
| sz | Shifter zero |
| not sz | Not shifter zero |
| flag0_in | Flag 0 |
| not flag0_in | Not Flag 0 |
| flag1_in | Flag 1 |
| not flag1_in | Not Flag 1 |
| flag2_in | Flag 2 |
| not flag2_in | Not Flag 2 |
| flag3_in | Flag 3 |
| not flag3_in | Not Flag 3 |
| tf | Bit test flag |
| not tf | Not bit test flag |
| lce | Loop counter expired (DO UNTIL) |
| not lce | Loop counter not expired (IF) |
| forever | Always False (DO UNTIL) |
| true | Always True (IF) |

In a conditional instruction, the execution of the entire instruction is based on the specified condition.

Table 3 : Universal Registers

| Name | Function |
| :---: | :---: |
| Register file |  |
| R15-R0 | Register file locations |
| Program Sequencer |  |
| PC* | Program counter ; address of instruction currently executing |
| PCSTK | Top of PC stack |
| PCSTKP | PC stack pointer |
| FADDR* | Fetch address |
| DADDR* | Decode address |
| LADDR | Loop termination address, code ; top of loop address stack |
| CURLCNTR | Current loop counter ; top of loop count stack |
| LCNTR | Loop count for next nested counter-controlled loop |
| Data Address Generators |  |
| I7-I0 | DAG1 index registers |
| M7-M0 | DAG1 modify registers |
| L7-L0 | DAG1 length registers |
| B7-B0 | DAG1 base registers |
| I15-I8 | DAG2 index registers |
| M15-M8 | DAG2 modify registers |
| L15-L8 | DAG2 length registers |
| B15-B8 | DAG2 base registers |
| Bus Exchange |  |
| PX1 | PMD-DMD bus exchange 1 (16 bits) |
| PX2 | PMD-DMD bus exchange 2 ( 32 bits) |
| PX | 48-bit PX1 and PX2 combination |
| Timer |  |
| TPERIOD | Timer period |
| TCOUNT | Timer counter |
| Memory Interface |  |
| DMWAIT | Wait state and page size control for data memory |
| DMBANK1 | Data memory bank 1 upper boundary |
| DMBANK2 | Data memory bank 2 upper boundary |
| DMBANK3 | Data memory bank 3 upper boundary |
| DMADR* | Copy of last data memory address |
| PMWAIT | Wait state and page size control for program memory |
| PMBANK1 | Program memory bank 1 upper boundary |
| PMADR* | Copy of last program memory address |
| System Register |  |
| MODE1 | Mode control bits for bit-reverse, alternate registers, interrupt nesting and enable, ALU saturation, floating-point rounding mode and boundary |
| MODE2 | Mode control bits for interrupt sensitivity, cache disable and freeze, timer enable, and I/O flag configuration |
| IRPTL | Interrupt latch |
| IMASK | Interrupt mask |
| IMASKP | Interrupt mask pointer (for nesting) |
| ASTAT | Arithmetic status flags, bit test, I/O flag values, and compare accumulator |
| STKY | Sticky arithmetic status flags, circular buffer overflow flags, stack status flags (not sticky) |
| USTAT1 | User status register 1 |
| USTAT2 | User status register 2 |

* read-only

Refer to User's Manual for bit-level definitions of each register.

Table 4 : ALU Compute Operations

| Fixed-Point | Floating-Point |
| :---: | :---: |
| $\mathrm{Rn}=\mathrm{Rx}+\mathrm{Ry}$ | $F n=F x+F y$ |
| $\mathrm{Rn}=\mathrm{Rx}-\mathrm{Ry}$ | $\mathrm{Fn}=\mathrm{Fx}-\mathrm{Fy}$ |
| $\mathrm{Rn}=\mathrm{Rx}+\mathrm{Ry}$, $\mathrm{Rm}=\mathrm{Rx}-\mathrm{Ry}$ | $\mathrm{Fn}=\mathrm{Fx}+\mathrm{Fy}, \mathrm{Fm}=\mathrm{Fx}-\mathrm{Fy}$ |
| $\mathrm{Rn}=\mathrm{Rx}+\mathrm{Ry}+\mathrm{CI}$ | $\mathrm{Fn}=\mathrm{ABS}(\mathrm{Fx}+\mathrm{Fy})$ |
| $\mathrm{Rn}=\mathrm{Rx}-\mathrm{Ry}+\mathrm{CI}-1$ | $\mathrm{Fn}=\mathrm{ABS}(\mathrm{Fx}-\mathrm{Fy})$ |
| $\mathrm{Rn}=(\mathrm{Rx}+\mathrm{Ry}) / 2$ | $\mathrm{Fn}=(\mathrm{Fx}+\mathrm{Fy}) / 2$ |
| COMP(Rx, Ry) | COMP(Fx, Fy) |
| $\mathrm{Rn}=-\mathrm{Rx}$ | $\mathrm{Fn}=-\mathrm{Fx}$ |
| $\mathrm{Rn}=\mathrm{ABS} R \mathrm{x}$ | Fn = ABS Fx |
| $\mathrm{Rn}=$ PASS Rx | $\mathrm{Fn}=\mathrm{PASS} \mathrm{Fx}$ |
| $\mathrm{Rn}=\mathrm{MIN}(\mathrm{Rx}, \mathrm{Ry})$ | $\mathrm{Fn}=\mathrm{MIN}(\mathrm{Fx}, \mathrm{Fy})$ |
| $\mathrm{Rn}=\mathrm{MAX}(\mathrm{Rx}, \mathrm{Ry})$ | $\mathrm{Fn}=\mathrm{MAX}(\mathrm{Fx}, \mathrm{Fy})$ |
| $\mathrm{Rn}=$ CLIP Rx BY Ry | Fn = CLIP Fx BY Fy |
| $\mathrm{Rn}=\mathrm{Rx}+\mathrm{CI}$ | $\mathrm{Fn}=$ RND Fx |
| $\mathrm{Rn}=\mathrm{Rx}+\mathrm{CI}-1$ | Fn = SCALB Fx BY Ry |
| $\mathrm{Rn}=\mathrm{Rx}+1$ | $\mathrm{Rn}=$ MANT Fx |
| $\mathrm{Rn}=\mathrm{Rx}-1$ | $\mathrm{Rn}=$ LOGB Fx |
| $\mathrm{Rn}=\mathrm{Rx}$ AND Ry | Rn = FIX Fx BY Ry |
| $\mathrm{Rn}=\mathrm{Rx}$ OR Ry | Rn = FIX Fx |
| $\mathrm{Rn}=\mathrm{Rx}$ XOR Ry | Fn = FLOAT Rx BY Ry |
| $\mathrm{Rn}=$ NOT Rx | $\mathrm{Fn}=$ FLOAT Rx |
|  | $\mathrm{Fn}=$ RECIPS Fx |
|  | Fn $=$ RSQRTS Fx |
|  | Fn = Fx COPYSIGN Fy |

Rn, Rx, Ry R15-R0; register file location, fixed-point
Fn, Fx, Fy F15-F0; register file location, floating point
Table 5 : Multiplier Compute Operations


Table 6: Shifter and Shifter Immediate Compute Operations

| Shifter | Shifter Immediate |
| :--- | :--- |
| $R n=$ LSHIFT Rx BY Ry | $R n=$ LSHIFT Rx BY<data8> |
| $R n=$ Rn OR LSHIFT Rx BY Ry | $R n=$ Rn OR LSHIFT Rx BY<data8> |
| $R n=$ ASHIFT Rx BY Ry | $R n=$ ASHIFT Rx BY<data8> |
| $R n=$ Rn OR ASHIFT Rx BY Ry | $R n=$ Rn OR ASHIFT Rx BY <data8> |
| $R n=$ ROT Rx BY RY | $R n=$ ROT Rx BY<data8> |
| $R n=$ BCLR Rx BY Ry | $R n=$ BCLR Rx BY<data8> |
| $R n=$ BSET Rx BY Ry | $R n=$ BSET Rx BY<data8> |
| $R n=$ BTGL Rx BY Ry | $R n=$ BTGL Rx BY<data8> |
| BTST Rx BY Ry | BTST Rx BY<data8> |
| $R n=$ FDEP Rx BY Ry | $R n=$ FDEP Rx BY <bit6> : <len6> |
| $R n=$ Rn OR FDEP Rx BY Ry | $R n=$ Rn OR FDEP Rx BY <bit6> : <len6> |
| $R n=$ FDEP Rx BY Ry (SE) | $R n=$ FDEP Rx BY <bit6> : <len6> (SE) |
| $R n=$ Rn OR FDEP Rx BY Ry (SE) | $R n=R n$ OR FDEP Rx BY (bit6> : <len6> (SE) |
| $R n=$ FEXT Rx BY Ry | $R n=$ FEXT Rx BY <bit6> : <len6> |
| $R n=$ FEXT Rx BY Ry (SE) | $R n=$ FEXT Rx BY <bit6> : <len6> (SE) |
| $R n=$ EXP Rx |  |
| $R n=$ EXP Rx (EX) |  |
| $R n=$ LEFTZ Rx |  |
| $R n=$ LEFTO Rx |  |

Rn, Rx, Ry R15-R0 ; register file location, fixed-point
<bit6> : <len6> 6-bit immediate bit position and length values (for shifter immediate operations)
Table 7 : Multifunction Compute Operations

```
Fixed-Point
Rm}=\textrm{R}3-0*R7-4 (SSFR), Ra = R11-8 + R15-12
Rm = R3-0 * R7-4 (SSFR), Ra = R11-8 - R15-12
Rm}=\textrm{R}3-0 * R7-4 (SSFR), Ra = (R11-8 + R15-12)/2
MRF = MRF + R3-0 * R7-4 (SSF), Ra = R11-8 + R15-12
MRF = MRF + R3-0 * R7-4 (SSF),RA = R11-8 - R15-12
MRF = MRF + R3-0 * R7-4 (SSF), Ra = (R11-8 + R15-12)/2
Rm = MRF + R3-0 * R7-4 (SSFR), Ra = R11-8 + R15-12
Rm = MRF + R3-0 * R7-4 (SSFR), Ra = R11-8 - R15-12
Rm = MRF + R3-0 * R7-4 (SSFR), Ra = (R11-8 + R15-12)/2
MRF = MRF - R3-0 * R7-4 (SSF), Ra = R11-8 + R15-12
MRF = MRF - R3-0 * R7-4 (SSF), Ra = R11-8 - R15-12
MRF = MRF - R3-0 * R7-4 (SSF), Ra = R11-8 + R15-12)/2
Rm = MRF - R3-0 * R7-4 (SSFR), Ra = R11-8 + R15-12
Rm = MRF - R3-0 * R7-4 (SSFR), Ra = R11-8 - R15-12
Rm}=\textrm{MRF}-\textrm{R}3-0*R7-4 (SSFR), Ra = (R11-8 + R15-12)/2
Rm=R3-0 * R7-4 (SSFR), Ra=R11-8 + R15-12,
    Rs}=\textrm{R}11-8-\textrm{R}15-1
```


## Floating-Point

```
Fm=F3-0 * F7-4, Fa = F11-8 + F15-12
Fm = F3-0 * F7-4, Fa = F11-8 - F15-12
Fm = F3-0 * F7-4, Fa = FLOAT R11-8 by R15-12
Fm = F3-0 * F7-4, Fa = FIX R11-8 by R15-12
Fm=F3-0*F7-4, Fa = (F11-8 + F15-12)/2
Fm = F3-0 * F7-4, Fa = ABS F11-8
Fm}=\textrm{F}3-0*F7-4,\quad\textrm{Fa}=\textrm{MAX}(\textrm{F}11-8, F15-12
Fm = F3-0 *F7-4, Fa = MIN (F11-8 + F15-12)
Fm = F3-0 * F7-4, Fa = F11-8 + F15-12,
Fs =F11-8 - F15-12
```

$\mathrm{Ra}, \mathrm{Rm} \quad$ Any register file location (fixed-point)
R3-0 R3, R2, R1, R0
R7-4 R7, R6, R5, R4
R11-8 R11, R10, R9, R8
R15-12 R15, R14, R13, 12
Fa, Fm Any register file location (floating-point)
F3-0 F3, F2, F1, F0
F7-4 F7, F6, F5, F4
F11-8 F11, F10, F9, F8
F15-12 F15, F14, F13, F12
(SSF) $\quad \mathrm{X}$-input signed, Y -input signed, fractional inputs
(SSFR) X-input signed, Y-input signed, fractional inputs, rounded output

Table 8 : Interrupt Vector Addresses and Priorities

| No | Vector <br> Address <br> (Hex) | Function |
| :---: | :---: | :---: |
| 0 | 0x00 | Reserved |
| 1* | 0x08 | Reset |
| 2 | 0x10 | Reserved |
| 3 | 0x18 | Status stack or loop stack overflow or PC stack full |
| 4 | 0x20 | Timer $=0$ (high priority option) |
| 5 | 0x28 | $\overline{\text { IRQ3 }}$ asserted |
| 6 | 0x30 | $\overline{\mathrm{IRQ2}}$ asserted |
| 7 | 0x38 | $\overline{\text { IRQ1 }}$ asserted |
| 8 | 0x40 | $\overline{\mathrm{IRQ} 0}$ asserted |
| 9 | 0x48 | Reserved |
| 10 | 0x50 | Reserved |
| 11 | 0x58 | DAG 1 circular buffer 7 overflow |
| 12 | 0x60 | DAG 2 circular buffer 15 overflow |
| 13 | 0x68 | Reserved |
| 14 | 0x70 | Timer $=0$ (low priority option) |
| 15 | 0x78 | Fixed-point overflow |
| 16 | 0x80 | Floating-point overflow |
| 17 | 0x88 | Floating-point underflow |
| 18 | 0x90 | Floating-point invalid operation |
| 19-23 | 0x98-0xB8 | Reserved |
| 24-31 | 0xC0-OxF8 | User software interrupts |

* Nonmaskable


## TSC21020F - Specifications

## Recommended Operating Conditions

| Parameter | Mil Range |  | Unit |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Min |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 4.50 | 5.50 | V |
| $\mathrm{~T}_{\mathrm{AMB}}$ | Ambient Operating Temperature | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

| Parameter | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}} \quad$ Hi-Level Input Voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}=\max$ | 2.0 |  | V |
| $\mathrm{V}_{\text {IHCR }}$ Hi-Level Input Voltage ${ }^{2,12}$ | $\mathrm{V}_{\mathrm{DD}}=\max$ | 3.0 |  | V |
| $\mathrm{V}_{\text {IL }} \quad$ Lo-Level Input Voltage ${ }^{1,12}$ | $\mathrm{V}_{\mathrm{DD}}=$ min |  | 0.8 | V |
| $\mathrm{V}_{\text {ILC }}$ Lo-Level Input Voltage ${ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{min}$ |  | 0.6 | V |
| $\mathrm{V}_{\mathrm{OH}}$ Hi-Level Output Voltage ${ }^{3,11}$ | $\mathrm{V}_{\mathrm{DD}}=\min , \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ | 2.4 |  | V |
| $\mathrm{V}_{\text {OL }} \quad$ Lo-Level Output Voltage ${ }^{3,11}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{min}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{IH}} \quad$ Hi-Level Input Current ${ }^{4,5}$ | $\mathrm{V}_{\mathrm{DD}}=\max , \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ max |  | 10 | $\mu \mathrm{A}$ |
| IIL Lo-Level Input Current ${ }^{4}$ | $\mathrm{V}_{\text {DD }}=\max , \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| I ILT Lo-Level Input Current ${ }^{5}$ | $\mathrm{V}_{\text {DD }}=\max , \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 350 | $\mu \mathrm{A}$ |
| IOZH Tristate Leakage Current ${ }^{6}$ | $\mathrm{V}_{\mathrm{DD}}=\max , \mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ max |  | 10 | $\mu \mathrm{A}$ |
| IOZL Tristate Leakage Current ${ }^{6}$ | $\mathrm{V}_{\mathrm{DD}}=\max , \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| IDDIN Supply Current (Internal) ${ }^{7}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{CK}}=50 \mathrm{~ns}, \mathrm{~V}_{\mathrm{DD}}=\max , \mathrm{V}_{\mathrm{IHCR}}=3.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=\mathrm{V}_{\mathrm{ILC}}=0.4 \mathrm{~V} \end{aligned}$ |  | 430 | mA |
| $\mathrm{I}_{\text {DDIDLE }}$ Supply Current (Idle) ${ }^{8}$ | $\mathrm{V}_{\mathrm{DD}}=\max , \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DD }}$ max |  | 100 | mA |
| $\mathrm{C}_{\text {IN }} \quad$ Input Capacitance ${ }^{9,10}$ | $\mathrm{f}_{\text {IN }}=1 \mathrm{MHz}, \mathrm{T}_{\text {CASE }}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  | 10 | pF |

NOTES

1. Applies to : PMD47-0, PMACK, $\overline{\text { PMTS }}$, DMD39-0, DMACK, $\overline{\text { DMTS }}, \overline{\overline{I R Q}} 3-0$, FLAG3-0, $\overline{\mathrm{BR}}$, TMS, TDI.
2. Applies to : CLKIN, TCK.
3. Applies to : PMA23-0, PMD47-0, $\overline{\text { PMS }} 1-0, \overline{\text { PMRD }}, \overline{\text { PMWR }}$, PMPAGE, DMA31-0, DMD39-0, $\overline{\text { DMS }} 3-0, \overline{\text { DMRD }}, \overline{\text { DMWR, }}$, DMPAGE, FLAG3-0, TIMEXP, $\overline{\mathrm{BG}}$.
4. Applies to : PMACK, $\overline{\text { PMTS }}$, DMACK, $\overline{\text { DMTS }}, \overline{\text { IRQ }} 3-0, \overline{B R}$, CLKIN, $\overline{\text { RESET, TCK. }}$
5. Applies to : TMS, TDI, $\overline{\text { TRST. }}$
6. Applies to : PMA23-0, PMD47-0, $\overline{\text { PMS }} 1-0, \overline{\text { PMRD }}, \overline{\text { PMWR, PMPAGE, DMA31-0, DMD39-0, } \overline{\text { DMS }} 3-0, \overline{\text { DMRD }}, \overline{\text { DMWR, DMPAGE, }} \text {, }}$ FLAG3-0, TDO.
7. Applies to IVDD pins. At $\mathrm{t}_{\mathrm{CK}}=50 \mathrm{~ns}, \mathrm{I}_{\text {DDIN }}($ (typical $)=350 \mathrm{~mA}$. See "Power Dissipation" for calculation of external (EVDD) supply current for total supply current.
8. Applies to IVDD pins. Idle refers to TSC21020F state of operation during execution of the IDLE instruction.
9. Guaranteed but not tested.
10. Applies to all signal pins.
11. Although specified for TTL outputs, all TSC21020F outputs are CMOS-compatible and will drive to $\mathrm{V}_{\mathrm{DD}}$ and GND assuming no dc loads.
12. Applies to RESET, TRST.

## Absolute Maximum Ratings*

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to +7 V
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to VDD +0.5 V
Output Voltage Swing . . . . . . . . . . . . . . . . . . . -0.5 V to VDD + 0.5 V
Load Capacitance $\qquad$
Operating Temperature Range (Ambient) ........ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

[^0]
## ESD Sensitivity

The TSC21020F features proprietary input protection circuitry to dissipate high-energy discharges (Human Body Model). Per method 3015 of MIL-STD-883, the TSC21020F has been classified as a Class 2 devices, with the ability to withstand up to 2000 V ESD.
Prosper ESD precautions are strongly recommended to

## TIMING PARAMETERS

## General Notes

See Figure 15 on page 25 for voltage reference levels. Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of
avoid functional damage or performance degradation. Charges readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.

## Clock Signal

| Parameter | 20 MHz |  | Unit |
| :---: | :---: | :---: | :---: |
|  | Min | Max |  |
| Timing Requirement |  |  |  |
| $\mathrm{T}_{\text {CK }} \quad$ CLKIN Period | 50 | 150 | ns |
| $\mathrm{t}_{\text {CKH }}$ CLKIN Width High | 10 |  | ns |
| $\mathrm{t}_{\text {CKL }}$ CLKIN Width Low | 10 |  | ns |

Figure 3. Clock


## Reset

| Parameter | 20 MHz |  | Frequency Dependency* |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Timing Requirement |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{WRST}}{ }^{1}$ RESET Width Low $\mathrm{t}_{\mathrm{SRST}}{ }^{2}$ RESET Setup before CLKIN High | $\begin{gathered} 200 \\ 29 \end{gathered}$ | 50 | $\begin{gathered} 4 \mathrm{t}_{\mathrm{CK}} \\ 29+\mathrm{DT} / 2 \end{gathered}$ | 30 | ns ns |

## NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$

1. Applies after the power-up sequence is complete. At power up, the Internal Phase Locked Loop requires no more than 1000 CLKIN cycles while RESET is low, assuming stable $\mathrm{V}_{\mathrm{DD}}$ and CLKIN (not including clock oscillator start-up time).
2. Specification only applies in cases where multiple TSC21020F processors are required to execute in program counter lock-step (all processors start execution at location 8 in the same cycle). See the Hardware Configuration chapter of the ADSP-21020 User's Manual from Analog Devices for reset sequence information.

Figure 4. Reset


## Interrupts

| Parameter | $20 \mathrm{MHz}$ <br> Min | Frequency Dependency* | Unit |
| :---: | :---: | :---: | :---: |
| Timing Requireent |  |  |  |
| $\mathrm{t}_{\text {SIR }}$ $\overline{\text { IRQ3-0 }}$ Setup before CLKIN High <br> $\mathrm{t}_{\text {HIR }}$ $\overline{\overline{\text { IRQ3-0 }} \text { Hold after CLKIN High }}$ <br> $\mathrm{t}_{\text {IPW }}$ $\overline{\text { IRQ3-0 }}$ Pulse Width | $\begin{gathered} 38 \\ 0 \\ 55 \end{gathered}$ | $\begin{gathered} 38+3 \mathrm{DT} / 4 \\ \mathrm{t}_{\mathrm{CK}}+5 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

## NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$

Meeting setup and hold guarantees interrupts will be latched in that cycle. Meeting the pulse width is not necessary if the setup and hold is met. Likewise, meeting the setup and hold is not necessary if the pulse width is met. See the Hardware Configuration chapter of the ADSP-21020 User's Manual from Analog Devices for interrupt servicing information.

Figure 5. Interrupts


## Timer

| Parameter | $\mathbf{2 0 ~ M H z}$ | $\begin{array}{c}\text { Frequency } \\ \text { Dependency* } \\ \text { Min }\end{array}$ | Max |
| :--- | :---: | :---: | :---: |$\}$

NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$

Figure 6. TIMEXP


Flags

| Parameter | 20 MHz |  | $\begin{gathered} \text { Frequency } \\ \text { Dependency* } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Timing Requirement ${ }^{1}$ |  |  |  |  |  |
| $\mathrm{t}_{\text {SFI }} \quad$ FLAG3-0 ${ }_{\text {IN }}$ Setup before CLKIN High | 19 |  | $19+5 \mathrm{DT} / 16$ |  | ns |
| $\mathrm{t}_{\mathrm{HFI}}$ FLAG3-0 ${ }_{\text {IN }}$ Hold after CLKIN High | 0 |  |  | $12+7 \mathrm{DT} / 16$ | ns |
|  |  | 12 |  |  | ns |
| $\mathrm{t}_{\text {HFIWR }}$ FLAG3-0 ${ }_{\text {IN }}$ Hold after $\overline{\mathrm{xRD}}, \overline{\mathrm{xWR}}$ Deasserted | 0 |  |  |  | ns |
| Switching Characteristic |  |  |  |  |  |
| $\mathrm{t}_{\text {DFO }}$ FLAG3-0 ${ }_{\text {OUT }}$ Delay from CLKIN High |  | 24 |  |  | ns |
| $\mathrm{t}_{\mathrm{HFO}}$ FLAG3-0 OUT Hold after CLKIN High | 5 |  |  |  | ns |
| $\mathrm{t}_{\text {DFOE }}$ CLKIN High to FLAG3-0 ${ }_{\text {OUT }}$ Enable ${ }^{(2)}$ | 1 |  |  |  | ns |
| $\mathrm{t}_{\text {DFOD }}$ CLKIN High to FLAG3-0 ${ }_{\text {OUT }}$ Disable |  | 24 |  |  | ns |

## NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$

1. Flag inputs meeting these setup and hold times will affect conditional operations in the next instruction cycle. See the Hardware

Configuration chapter of the ADSP-21020 User's Manual from Analog Devices for additional flag servicing information.
2. guaranteed by design

Figure 7. Flags


## Bus Request/Bus Grant

| Parameter | 20 MHz |  | Frequency Dependency* |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Timing Requirement |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{HBR}} \quad \overline{\mathrm{BR}}$ Hold after CLKIN High | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {SBR }} \quad \overline{\mathrm{BR}}$ Setup before CLKIN High | 18 |  | 18+5DT/16 |  | ns |
| Switching Characteristic |  |  |  |  |  |
| $\mathrm{t}_{\text {DMDBGL }}$ Memory Interface Disable to $\overline{\overline{B G}}$ Low $^{(1)}$ | -2 |  |  |  | ns |
| $t_{\text {DME }} \quad \begin{aligned} & \text { CLKIN High to Memory Interface } \\ & \text { Enable }\end{aligned}$ | 25 |  | $25+$ DT/2 |  | ns |
| $\mathrm{t}_{\text {DBGL }}$ CLKIN High to $\overline{\mathrm{BG}}$ Low |  | 22 |  |  | ns |
| $\mathrm{t}_{\text {DBGH }}$ CLKIN High to $\overline{\text { BG }}$ High |  | 22 |  |  | ns |

## NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$

Memory Interface $=$ PMA23-0, PMD47-0, $\overline{\text { PMS1-0 }}, \overline{\text { PMRD }}, \overline{\text { PMWR }}$, PMPAGE, DMA31-0, DMD39-0, $\overline{\text { DMS3-0 }}, \overline{\text { DMRD }}, \overline{\text { DMWR }}, ~ D M P A G E . ~$ Buses are not granted until completion of current memory access.
See the Memory Interface chapter of the ADSP-21020 User's Manual from Analog Devices for $\overline{\mathrm{BG}}, \overline{\mathrm{BR}}$ cycle relationships.

1. guaranteed by design

Figure 8. Bus Request/Bus Grant


Semiconductors

## External Memory Three-State Control

| Parameter | $20 \mathbf{M H z}$ | Frequency <br> Dependency* |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Timing Requirement | Min | Max | Min | Max |

NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$
$\overline{\mathrm{xTS}}$ should only be asserted (low) during an active memory access cycle.
Memory Interface $=$ PMA23-0, PMD47-0, $\overline{\text { PMS1-0 }}, \overline{\text { PMRD }}, \overline{\text { PMWR }}$, PMPAGE, DMA31-0, DMD39-0 $, \overline{\text { DMS3-0 }}, \overline{\text { DMRD }}, \overline{\text { DMWR }}$, DMPAGE. Address $=$ PMA23-0, DMA31-0, Select $=\overline{\text { PMS1-0 }}, \overline{\text { DMS3-0 }}$.
$\mathrm{x}=\mathrm{PM}$ or DM .
Figure 9. External Memory Three-State Control



## Memory Read

| Parameter | 20 MHz |  | Frequency Dependency* |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Timing Requirement |  |  |  |  |  |
| tmad Address, Select to Data Valid |  | 37 |  | $37+$ DT | ns |
| tmRLD $\overline{\text { xRD }}$ Low to Data Valid |  | 24 |  | $24+5 \mathrm{DT} / 8$ | ns |
| $t_{\text {HDA }}$ Data Hold from Address, Select | 0 |  |  |  | ns |
| $\mathrm{t}_{\text {HDR }}$ Data Hold from $\overline{\mathrm{xRD}}$ High | -1 |  |  |  | ns |
|  |  | 27 |  | $27+7 \mathrm{DT} / 8$ | ns |
| $t_{\text {DRAK }} \quad$ xACK Delay from $\overline{\text { xRD }}$ Low |  | 15 |  | $15+$ DT/2 | ns |
| $\mathrm{t}_{\text {SAK }}$ xACK Setup before CLKIN High | 14 |  | 14 + DT/4 |  | ns |
| $\mathrm{t}_{\text {HAK }}$ xACK Hold after CLKIN High | 0 |  |  |  | ns |
| Switching Characteristic |  |  |  |  |  |
| $\mathrm{t}_{\text {DARL }}$ Address, Select to $\overline{\mathrm{xRD}}$ Low | 8 |  | $8+3 \mathrm{DT} / 8$ |  | ns |
| t DAP xPAGE Delay from Address, Select |  | 1 |  |  | ns |
| $t_{\text {DCKRL }}$ CLKIN High to $\overline{\mathrm{xRD}}$ Low | 16 | 26 | $16+$ DT/4 | $26+$ DT/4 | ns |
| $\mathrm{t}_{\mathrm{RW}} \quad \overline{\mathrm{xRD}}$ Pulse Width | 26 |  | $26+5 \mathrm{DT} / 8$ |  | ns |
| $\mathrm{t}_{\mathrm{RWR}} \quad \overline{\mathrm{xRD}}$ High to $\overline{\mathrm{xRD}}, \overline{\mathrm{xWR}}$ Low | 17 |  | $17+3 \mathrm{DT} / 8$ |  | ns |

## NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$
$\mathrm{x}=\mathrm{PM}$ or DM $;$ Address $=$ PMA23-0, DMA31-0 $;$ Data $=$ PMD47-0, DMD39-0 $;$ Select $=\overline{\text { PMS1- } 0}, \overline{\text { DMS3-0 }}$.
Figure 10. Memory Read



## Memory Write

| Parameter | 20 MHz |  | Frequency Dependency* |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Timing Requirement |  |  |  |  |  |
| $t_{\text {DAAK }}$ xACK Delay from Address, Select |  | 27 |  | $27+7 \mathrm{DT} / 8$ | ns |
| t DWAK xACK Delay from $\overline{\mathrm{xWR}}$ Low |  | 15 |  | 15 + DT/2 | ns |
| $\mathrm{t}_{\text {SAK }} \quad$ xACK Setup before CLKIN High | 14 |  | 14 + DT/4 |  | ns |
| $t_{\text {HAK }}$ xACK Hold after CLKIN High | 0 |  |  |  | ns |
| Switching Characteristic |  |  |  |  |  |
| $\mathrm{t}_{\text {DAWH }}$ Address, Select to $\overline{\mathrm{xWR}}$ Deasserted | 37 |  | $37+15 \mathrm{DT} / 16$ |  | ns |
| $\mathrm{t}_{\text {DAWL }}$ Address, Select to $\overline{\mathrm{xWR}}$ Low | 11 |  | $11+3 \mathrm{DT} / 8$ |  | ns |
| tww $\overline{\mathrm{xWR}}$ Pulse Width | 26 |  | $26+9 \mathrm{DT} / 16$ |  | ns |
| $\mathrm{t}_{\text {DDWH }}$ Data Setup before $\overline{\mathrm{xWR}}$ High | 23 |  | $23+$ DT/2 |  | ns |
| tDWHA Address, Select Hold after $\overline{\mathrm{xWR}}$ |  |  |  |  |  |
| Deasserted | 1 |  | 1 + DT/16 |  | ns |
| $\mathrm{t}_{\text {HDWH }} \quad$ Data Hold after $\overline{\mathrm{xWR}}$ Deasserted ${ }^{1}$ | 0 |  | DT/16 |  | ns |
| $\mathrm{t}_{\text {DAP }}$ xPAGE Delay from Address, Select |  | 1 |  |  | ns |
| $\mathrm{t}_{\text {DCKWL }}$ CLKIN High to $\overline{\mathrm{xWR}}$ Low | 16 | 26 | 16 + DT/4 | 26 + DT/4 | ns |
| $\mathrm{t}_{\text {WWR }} \quad \overline{\mathrm{xWR}}$ High to $\overline{\mathrm{xWR}}$ or $\overline{\mathrm{xRD}}$ Low | 17 |  | $17+7 \mathrm{DT} / 16$ |  | ns |
| $\mathrm{t}_{\text {DDWR }}$ Data Disable before $\overline{\mathrm{xWR}}$ or $\overline{\mathrm{xRD}}$ |  |  |  |  |  |
| Low | 13 |  | $13+3 \mathrm{DT} / 8$ |  | ns |
| $\mathrm{t}_{\text {WDE }} \quad \overline{\mathrm{xWR}}$ Low to Data Enabled | 0 |  | DT/16 |  | ns |

NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{C}}-50 \mathrm{~ns}$

1. See "System Hold Time Calculation" in "Test Conditions" section for calculating hold times given capacitive and DC loads.
$\mathrm{x}=\mathrm{PM}$ or DM ; Address $=$ PMA23-0, DMA31-0 $;$ Data $=$ PMD47-0, DMD39-0 $;$ Select $=\overline{\text { PMS1- } 0}, \overline{\text { DMS3-0 }} ;$ guaranteed by design.
Figure 11. Memory Write


## IEEE 1149.1 Test Access Port

| Parameter | 20 MHz |  | Frequency Dependency* |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| Timing Requirement |  |  |  |  |  |
| $\mathrm{t}_{\text {TCK }} \quad$ TCK Period | 50 |  | $\mathrm{t}_{\mathrm{CK}}$ |  | ns |
| $\mathrm{t}_{\text {STAP }}$ TDI, TMS Setup before TCK High | 5 |  |  |  | ns |
| $\mathrm{t}_{\text {HTAP }}$ TDI, TMS Hold after TCK High | 6 |  |  |  | ns |
| tssys System Inputs Setup before TCK High | 7 |  |  |  | ns |
| $\mathrm{t}_{\text {HSYS }} \quad$ System Inputs Hold after TCK High | 9 |  |  |  | ns |
| $\mathrm{t}_{\text {TRSTW }}$ TRST Pulse Width | 200 |  |  |  | ns |
| Switching Characteristic |  |  |  |  |  |
| t ${ }_{\text {DTDO }}$ TDO Delay from TCK Low |  | 15 |  |  | ns |
| $t_{\text {DSYS }}$ System Outputs Delay from TCK Low |  | 26 |  |  | ns |

NOTES

* $\mathrm{DT}=\mathrm{t}_{\mathrm{CK}}-50 \mathrm{~ns}$

System Inputs $=$ PMD47-0, PMACK, $\overline{\text { PMTS }}, ~ D M D 39-0, ~ D M A C K, ~ \overline{\text { DMTS }}$, CLKIN, $\overline{\text { IRQ3-0 }}, \overline{\text { RESET }}$, FLAG3-0, $\overline{\text { BR }}$.
System Outputs = PMA23-0, $\overline{\text { PMS1-0 }}, \overline{\text { PMRD }}, \overline{\text { PMWR }}, ~ P M D 47-0, ~ P M P A G E, ~ D M A 31-0, ~ \overline{D M S 3-0 ~}, \overline{\mathrm{DMRD}}, \overline{\mathrm{DMWR}}, \mathrm{DMPAGE}, \mathrm{FLAG3}-0, \overline{\mathrm{BG}}$, TIMEXP.
See the IEEE 1149.1 Test Access Port chapter of the ADSP-21020 User's Manual from Analog Devices for further detail.
Figure 12. IEEE 1149.1 Test Access Port


Figure 13. Output Enable/Disable


## Test Conditions

## Output Disable Time

Output pins are considered to be disable when they stop driving, go into a high-impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by $\Delta \mathrm{V}$ is dependent on the capacitive load, $\mathrm{C}_{\mathrm{L}}$, and the load current, $\mathrm{I}_{\mathrm{L}}$. It can be approximated by the following equation :

$$
t_{D E C A Y}=\frac{C_{L} \Delta V}{I_{L}}
$$

The output disable time ( $\mathrm{t}_{\text {DIS }}$ ) is the difference between $t_{\text {MEASURED }}$ and $\mathrm{t}_{\text {DECAY }}$ as shown in Figure 13. The time $\mathrm{t}_{\text {MEASURED }}$ is the interval from when the reference signal switches to when the output voltage decays $\Delta \mathrm{V}$ from the measured output high or output low voltage. t $\mathrm{t}_{\text {DECAY }}$ is calculated with $\Delta \mathrm{V}$ equal to 0.5 V , and test loads $\mathrm{C}_{\mathrm{L}}$ and $\mathrm{I}_{\mathrm{L}}$.

## Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time ( $\mathrm{t}_{\mathrm{ENA}}$ ) is the
interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable /Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Figure 14. Equivalent Device Loading for AC
Measurements (Includes all Fixtures)

*AC TIMING SPECIFICATIONS ARE CALCULATED FOR 100pF
DERATING ON THE FOLLOWING PINS: PMA23-0, PMS1-0, PMRD,
$\overline{\text { PMWR }}$, PMPAGE, DMA31-0, $\overline{\text { DMS3-0 }}, \overline{\text { DMRD }}$, $\overline{\text { DMWR, DMPAGE }}$

## Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate $t_{\text {DECAY }}$ using the above equation. Choose $\Delta \mathrm{V}$ to be the difference between the TSC21020F's output voltage and the input threshold for the device requiring the hold time. A typical $\Delta \mathrm{V}$ will be $0.4 \mathrm{~V} . \mathrm{C}_{\mathrm{L}}$ is the total bus capacitance (per data line), and $\mathrm{I}_{\mathrm{L}}$ is the total leakage or three-state current (per data line). The hold time will be $t_{\text {DECAY }}$ plus the minimum disable time (i.e. $t_{H D W D}$ for the write cycle).

Figure 15. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)


## Capacitive Loading

Output delays are based on standard capacitive loads : 100 pF on address, select, page and strobe pins, and 50 pF on all others (see Figure 14). For different loads, these timing parameters should be derated. See the Hardware Configuration chapter of the ADSP-21020 User's Manual from Analog Devices for further information on derating of timing specifications.
Figures 16 and 17 show how the output rise time varies with capacitance. Figures 18 and 19 show how output delays vary with capacitance. Note that the graphs may not be linear outside the ranges shown.

Figure 16. Typical Output Rise Time vs. Load Capacitance (at Maximum Case Temperature)


Figure 17. Typical Output Rise Time vs. Load Capacitance (at Maximum Case Temperature)


Note:
(1) OUTPUT PINS PMA23-0, $\overline{\text { PMS1-0 }}$, PMPAGE, DMA31-0, DMS3-0, DMPAGE, TDO, PMRD, PMWR, DMRD, DMWR

Figure 18. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)


Note:
(1) OUTPUT PINS $\overline{\text { BG }}, \overline{\text { TIMEXP, FLAG3-0, }}$

PMD47-0, DMD39-0

Figure 19. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)


## Environmental Conditions

The TSC21020F is available in a Ceramic Pin Grid Array (CPGA) and in a multilayer quad flat package with flat leads (MQFPF).
The CPGA package uses a cavity-down configuration which gives it favorable thermal characteristics. The top surface of the package contains a raised copper slug from which much of the die heat is dissipated. The slug provides a surface for mounting a heat sink (if required).
The military range TSC21020F is specified for operation at $\mathrm{T}_{\text {AMB }}$ of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Maximum $\mathrm{T}_{\text {CASE }}$ (case temperature) can be calculated from the following equation :

$$
T_{C A S E}=T_{A M B}+\left(P D \times \theta_{C A}\right)
$$

where PD is power dissipation and $\theta_{\mathrm{CA}}$ is the case-to-ambient thermal resistance. The value of PD depends on your application ; the method for calculating PD is shown under "Power Dissipation" below. $\theta_{\text {CA }}$ varies with airflow. Table 9 shows a range of $\theta_{\text {CA }}$ values.
The TSC 21020F is also available in a 256 -pin MQFPF
package (Ceramic). The package uses a cavity-up configuration.

Table 9: Maximum $\theta_{\text {CA }}$ for Various Airflow Values

| Airflow (m/s) | $\mathbf{0}$ | $\mathbf{0 . 5}$ | $\mathbf{1}$ | $\mathbf{1 . 5}$ |
| :--- | :---: | :---: | :---: | :---: |
| MQFPF | $31.5^{\circ} \mathrm{C} / \mathrm{W}$ | $25^{\circ} \mathrm{C} / \mathrm{W}$ | $21.5^{\circ} \mathrm{C} / \mathrm{W}$ | $19^{\circ} \mathrm{C} / \mathrm{W}$ |
| CPGA | $14.5^{\circ} \mathrm{C} / \mathrm{W}$ | $11.2^{\circ} \mathrm{C} / \mathrm{W}$ | $8.8^{\circ} \mathrm{C} / \mathrm{W}$ | $7.8^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES
$\theta_{\mathrm{JC}}$ is $1^{\circ} \mathrm{C} / \mathrm{W}$ for CPGA.
$\theta_{\mathrm{JC}}$ is $0.3^{\circ} \mathrm{C} / \mathrm{W}$ for MQFPF.
Maximum recommended $\mathrm{T}_{\mathrm{J}}$ is $130^{\circ} \mathrm{C}$.
As per method 1012 MIL-STD-883. Ambient temperature : $25^{\circ} \mathrm{C}$.
Power : 3.5 W.

## Power Dissipation

Total power dissipation has two components : one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data values involved. Internal power dissipation is calculated in the following way :

$$
\mathbf{P}_{\text {INT }}=\mathbf{I}_{\text {DDIN }} \times \mathbf{V}_{\text {DD }}
$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on :

1) the number of output pins that switch during each cycle (O),
2) the maximum frequency at which they can switch (f),
3) their load capacitance (C), and
4) their voltage swing $\left(\mathrm{V}_{\mathrm{DD}}\right)$.

It is calculated by :

$$
\mathbf{P}_{\mathrm{EXT}}=\mathbf{O} \times \mathbf{C} \times \mathbf{V}_{\mathrm{DD}}^{2} \times \mathbf{f}
$$

The load capacitance should include the processor's package capacitance ( $\mathrm{C}_{\mathrm{IN}}$ ). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of $1 /\left(2 \mathrm{t}_{\mathrm{CK}}\right)$. The write strobes can switch every cycle at a frequency of $1 / \mathrm{tCK}$. Select pins switch at $1 /\left(2 \mathrm{t}_{\mathrm{CK}}\right)$, but 2 DM and 2 PM selects can switch on each cycle. If only one bank is accessed, no select line will switch.

## Example :

Estimate $\mathrm{P}_{\text {EXT }}$ with the following assumptions :

- A system with one RAM bank each of PM (48 bits) and DM ( 32 bits).
- $32 \mathrm{~K} \times 8$ RAM chips are used, each with a load of 10 pF .
- Single-precision mode is enabled so that only 32 data pins can switch at once.
- PM and DM writes occur every other cycle, with $50 \%$ of the pins switching.
- The instruction cycle rate is $20 \mathrm{MHz}\left(\mathrm{t}_{\mathrm{CK}}=50 \mathrm{~ns}\right)$ and $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$.

The $P_{\text {EXT }}$ equation is calculated for each class of pins that can drive :

| Pin <br> Type | $\#$ <br> Pins | $\boldsymbol{\%}$ <br> Switch | $\times \mathbf{C}$ | $\times \mathbf{f}$ | $\times \mathbf{V}_{\mathbf{D D}^{2}}$ | $\mathbf{P}_{\text {EXT }}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PMA | 15 | 50 | 68 pF | 5 MHz | 25 V | 0.064 W |
| PMS | 2 | 0 | 68 pF | 5 MHz | 25 V | 0.000 W |
| PMWR | 1 | - | 68 pF | 10 MHz | 25 V | 0.017 W |
| PMD | 32 | 50 | 18 pF | 5 MHz | 25 V | 0.036 W |
| DMA | 15 | 50 | 48 pF | 5 MHz | 25 V | 0.045 W |
| DMS | 2 | 0 | 48 pF | 5 MHz | 25 V | 0.000 W |
| $\overline{\text { DMWR }}$ | 1 | - | 48 pF | 10 MHz | 25 V | 0.012 W |
| DMD | 32 | 50 | 18 pF | 5 MHz | 25 V | 0.036 W |

$\mathrm{P}_{\mathrm{EXT}}=0.210 \mathrm{~W}$

A typical power consumption can now be calculated for this situation by adding a typical internal power dissipation :

$$
\begin{aligned}
\mathbf{P}_{\text {TOTAL }} & =\mathbf{P}_{\text {EXT }}+\left(5 \mathrm{~V} \times \mathrm{I}_{\text {DDIN }}(\operatorname{typ})\right)=0.210+1.15 \\
& =1.36 \mathrm{~W}
\end{aligned}
$$

Note that the conditions causing a worst case $\mathrm{P}_{\text {EXT }}$ are different from those causing a worst case $\mathrm{P}_{\text {INT }}$. Maximum $\mathrm{P}_{\text {INT }}$ cannot occur while $100 \%$ of the output pins are switching from all ones to all zeros. Also note that it is not common for a program to have $100 \%$ or even $50 \%$ of the outputs switching simultaneously.

## Power and Ground Guidelines

To achieve its fast cycle time, including instruction fetch, data access, and execution, the TSC21020F is designed with high speed drivers on all output pins. Large peak currents may pass through a circuit board's ground and
power lines, especially when many output drivers are simultaneously charging or discharging their load capacitances. These transient currents can cause disturbances on the power and ground lines. To minimize these effects, the TSC21020F provides separate supply pins for its internal logic (IGND and IVDD) and for its external drivers (EGND and EVDD).

All GND pins should have a low impedance path to ground. A ground plane is required in TSC21020F systems to reduce this impedance, minimizing noise.
The EVDD and IVDD pins should be bypassed to the ground plane using approximately 14 high-frequency capacitors ( $0.1 \mu \mathrm{~F}$ ceramic). Keep each capacitor's lead and trace length to the pins as short as possible. This low inductive path provides the TSC21020F with the peak currents required when its output drivers switch. The capacitors' ground leads should also be short and connect directly to the ground plane. This provides a low impedance return path for the load capacitance of the TSC21020F's output drivers.

If a $V_{D D}$ plane is not used, the following recommendations apply. Traces from the +5 V supply to the 10 EVDD pins should be designed to satisfy the minimum $\mathrm{V}_{\mathrm{DD}}$ specification while carrying average dc currents of $\left[I_{\text {DDEX }} / 10 \times\right.$ (number of EVDD pins per trace)]. I similar calculation should be made for the four IVDD pins using the $\mathrm{I}_{\text {DDIN }}$ specification. The traces connecting +5 V to the IVDD pins should be separate from those connecting to the EVDD pins.
A low frequency bypass capacitor ( $20 \mu \mathrm{~F}$ tantalum) located near the junction of the IVDD and EVDD traces is also recommended.

## Target System Requirements For Use Of EZ-ICE Emulator

The ADSP-21020 EZ-ICE uses the IEEE 1149.1 JTAG test access port of the TSC21020F to monitor and control the target board processor during emulation. The EZ-ICE probe requires that CLKIN, TMS, TCK, TRST, TDI, TDO, and GND be made accessible on the target system via a 12 -pin connector (pin strip header) such as that shown in Figure 20. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation ; you must add this connector to your target board design if you intend to use the ADSP-21020 EZ-ICE. Figure 21 shows the dimensions of the EZ-ICE probe ; be sure to allow
enough space in your system to fit the probe onto the 12-pin connector.

Figure 20. Target Board Connector for EZ-ICE Emulator (Jumpers In Place)


Figure 21. EZ-ICE Probe


The 12 -pin, 2 -row pin strip header is keyed at the Pin 1 location - you must clip Pin 1 off of the header. The pins
must be 0.025 inch square and at least 0.20 inch in length. Pin spacing is $0.1 \times 0.1$ inches.

The tip of the pins must be at least 0.10 inch higher than the tallest component under the probe to allow clearance for the bottom of the probe. Pin strip headers are available from vendors such as 3M, Mc Kenzie, and Samtec.

The length of the traces between the EZ-ICE probe connector and the TSC21020F test access port pins should be less than 1 inch. Note that the EZ-ICE probe adds two TTL loads to the CLKIN pin of the TSC21020F.
The BMTS, BTCK, $\overline{\mathrm{BTRST}}$, and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the BXXX pins and the XXX pins as shown in Figure 20. If you are not going to use the test access port for board test, tie BTRST to GND and tie or pull up BTCK to VDD. The TRST pin must be asserted (pulsed low) after power up (through $\overline{B T R S T}$ on the connector) or held low for proper operation of the TSC21020F.



| $\begin{gathered} \text { PGA } \\ \text { LOCATION } \end{gathered}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ | $\begin{gathered} \text { PGA } \\ \text { LOCATION } \end{gathered}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ | $\begin{gathered} \text { PGA } \\ \text { LOCATION } \end{gathered}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ | $\begin{gathered} \text { PGA } \\ \text { LOCATION } \end{gathered}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G16 | DMA0 | B5 | DMD25 | K1 | PMD9 | L16 | TIMEXP |
| G17 | DMA1 | B6 | DMD26 | L3 | PMD10 | U12 | RCOMP |
| F18 | DMA2 | D6 | DMD27 | L2 | PMD11 | T11 | CLKIN |
| F17 | DMA3 | C6 | DMD28 | M1 | PMD12 | T14 | TRST |
| F16 | DMA4 | A8 | DMD29 | M2 | PMD13 | R12 | TD0 |
| F15 | DMA5 | C7 | DMD30 | M3 | PMD14 | S13 | TDI |
| E18 | DMA6 | D7 | DMD31 | M4 | PMD15 | U16 | TMS |
| E17 | DMA7 | B7 | DMD32 | N2 | PMD16 | U14 | TCK |
| E16 | DMA8 | B8 | DMD33 | N3 | PMD17 | H18 | EGND |
| D18 | DMA9 | A10 | DMD34 | P1 | PMD18 | A3 | EGND |
| E15 | DMA10 | C8 | DMD35 | P2 | PMD19 | A7 | EGND |
| D17 | DMA11 | D8 | DMD36 | N4 | PMD20 | A11 | EGND |
| D16 | DMA12 | B9 | DMD37 | S1 | PMD21 | A15 | EGND |
| C18 | DMA13 | C9 | DMD38 | P3 | PMD22 | E1 | EGND |
| C17 | DMA14 | B10 | DMD39 | R2 | PMD23 | G1 | EGND |
| D15 | DMA15 | D10 | DMS0 | P4 | PMD24 | L1 | EGND |
| B18 | DMA16 | C11 | $\overline{\text { DMS1 }}$ | R3 | PMD25 | L18 | EGND |
| B17 | DMA17 | A12 | $\overline{\text { DMS2 }}$ | S2 | PMD26 | R1 | EGND |
| C16 | DMA18 | B11 | $\overline{\text { DMS3 }}$ | T1 | PMD27 | R18 | EGND |
| D14 | DMA19 | T13 | DMWR | S3 | PMD28 | T18 | EGND |
| C15 | DMA20 | S11 | $\overline{\text { DMRD }}$ | R4 | PMD29 | U5 | EGND |
| B16 | DMA21 | B12 | DMPAGE | T2 | PMD30 | U7 | EGND |
| A16 | DMA22 | S12 | $\overline{\text { DMTS }}$ | U1 | PMD31 | U11 | EGND |
| D13 | DMA23 | T12 | DMACK | T3 | PMD32 | U15 | EGND |
| C14 | DMA24 | L17 | PMA0 | R5 | PMD33 | D11 | IGND |
| B15 | DMA25 | M18 | PMA1 | S4 | PMD34 | G4 | IGND |
| B14 | DMA26 | M15 | PMA2 | U2 | PMD35 | G15 | IGND |
| D12 | DMA27 | M16 | PMA3 | S5 | PMD36 | L4 | IGND |
| C13 | DMA28 | M17 | PMA4 | T4 | PMD37 | L15 | IGND |
| A14 | DMA29 | N17 | PMA5 | R6 | PMD38 | R7 | IGND |
| B13 | DMA30 | N16 | PMA6 | U3 | PMD39 | R11 | IGND |
| C12 | DMA31 | N15 | PMA7 | U4 | PMD40 | A5 | EVDD |
| H3 | DMD0 | P18 | PMA8 | S6 | PMD41 | A9 | EVDD |
| H4 | DMD1 | P17 | PMA9 | T6 | PMD42 | A13 | EVDD |
| E2 | DMD2 | R17 | PMA10 | S7 | PMD43 | J1 | EVDD |
| G3 | DMD3 | S18 | PMA11 | U6 | PMD44 | J18 | EVDD |
| D1 | DMD4 | P15 | PMA12 | T7 | PMD45 | N1 | EVDD |
| D2 | DMD5 | P16 | PMA13 | R8 | PMD46 | N18 | EVDD |
| F3 | DMD6 | S17 | PMA14 | S8 | PMD47 | U9 | EVDD |
| C1 | DMD7 | R16 | PMA15 | R13 | PMS0 | U13 | EVDD |
| C2 | DMD8 | R15 | PMA16 | T15 | PMS1 | K18 | EVDD |
| F4 | DMD9 | U18 | PMA17 | U8 | PMWR | D9 | IVDD |
| E3 | DMD10 | S16 | PMA18 | S9 | PMRD | J4 | IVDD |
| D3 | DMD11 | T17 | PMA19 | S14 | PMPAGE | J15 | IVDD |
| B1 | DMD12 | U17 | PMA20 | T8 | PMTS | R9 | IVDD |
| E4 | DMD13 | R14 | PMA21 | U10 | PMACK | C10 | NC |
| B2 | DMD14 | S15 | PMA22 | A17 | $\overline{\text { BG }}$ | S10 | NC |
| C3 | DMD15 | T16 | PMA23 | A18 | $\overline{\overline{B R}}$ | T10 | NC |
| A2 | DMD16 | F2 | PMD0 | H16 | FLAG0 | T9 | NC |
| D4 | DMD17 | F1 | PMD1 | H15 | FLAG1 | K17 | NC |
| B3 | DMD18 | J3 | PMD2 | H17 | FLAG2 | T5 | NC |
| A4 | DMD19 | H2 | PMD3 | G18 | FLAG3 | G2 | NC |
| C4 | DMD20 | H1 | PMD4 | J17 | $\overline{\text { IRQ0 }}$ |  |  |
| B4 | DMD21 | J2 | PMD5 | J16 | $\overline{\overline{\text { IRQ1 }}}$ |  |  |
| D5 | DMD22 | K4 | PMD6 | K16 | $\overline{\text { IRQ2 }}$ |  |  |
| A6 | DMD23 | K3 | PMD7 | K15 | $\overline{\text { IRQ3 }}$ |  |  |
| C5 | DMD24 | K2 | PMD8 | R10 | $\overline{\text { RESET }}$ |  |  |


| $\begin{gathered} \text { MQFP_F } \\ \text { LOCATION } \end{gathered}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ | $\begin{aligned} & \text { MQFP_F } \\ & \text { LOCATION } \end{aligned}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ | $\begin{aligned} & \text { MQFP_F } \\ & \text { LOCATION } \end{aligned}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ | $\begin{gathered} \text { MQFP_F } \\ \text { LOCATION } \end{gathered}$ | $\begin{gathered} \text { PIN } \\ \text { NAME } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | IGND | 65 | IGND | 129 | IGND | 193 | IGND |
| 2 | IVDD | 66 | IVDD | 130 | IVDD | 194 | IVDD |
| 3 | DMD19 | 67 | PMD25 | 131 | PMA19 | 195 | DMA15 |
| 4 | DMD18 | 68 | PMD26 | 132 | PMA18 | 196 | EGND |
| 5 | DMD17 | 69 | PMD27 | 133 | PMA17 | 197 | DMA16 |
| 6 | DMD16 | 70 | EVDD | 134 | PMA16 | 198 | DMA17 |
| 7 | EGND | 71 | PMD28 | 135 | EGND | 199 | DMA18 |
| 8 | DMD15 | 72 | PMD29 | 136 | PMA15 | 200 | DMA19 |
| 9 | DMD14 | 73 | PMD30 | 137 | PMA14 | 201 | EVDD |
| 10 | DMD13 | 74 | PMD31 | 138 | PMA13 | 202 | DMA20 |
| 11 | DMD12 | 75 | EGND | 139 | PMA12 | 203 | DMA21 |
| 12 | EVDD | 76 | PMD32 | 140 | EVDD | 204 | DMA22 |
| 13 | DMD11 | 77 | PMD33 | 141 | PMA11 | 205 | DMA23 |
| 14 | DMD10 | 78 | PMD34 | 142 | PMA10 | 206 | EGND |
| 15 | DMD9 | 79 | PMD35 | 143 | PMA9 | 207 | DMA24 |
| 16 | DMD8 | 80 | EVDD | 144 | PMA8 | 208 | DMA25 |
| 17 | IGND | 81 | IGND | 145 | IGND | 209 | IGND |
| 18 | IVDD | 82 | IVDD | 146 | IVDD | 210 | IVDD |
| 19 | EGND | 83 | PMD36 | 147 | EGND | 211 | DMA26 |
| 20 | DMD7 | 84 | PMD37 | 148 | PMA7 | 212 | DMA27 |
| 21 | DMD6 | 85 | PMD38 | 149 | PMA6 | 213 | EVDD |
| 22 | DMD5 | 86 | PMD39 | 150 | PMA5 | 214 | DMA28 |
| 23 | DMD4 | 87 | EGND | 151 | PMA4 | 215 | DMA29 |
| 24 | EVDD | 88 | PMD40 | 152 | EVDD | 216 | DMA30 |
| 25 | DMD3 | 89 | PMD41 | 153 | PMA3 | 217 | DMA31 |
| 26 | DMD2 | 90 | PMD42 | 154 | PMA2 | 218 | EGND |
| 27 | DMD1 | 91 | PMD43 | 155 | PMA1 | 219 | DMPAGE |
| 28 | DMD0 | 92 | EVDD | 156 | PMA0 | 220 | $\overline{\overline{B R}}$ |
| 29 | EGND | 93 | PMD44 | 157 | EGND | 221 | $\overline{\text { BG }}$ |
| 30 | PMD0 | 94 | PMD45 | 158 | TIMEXP | 222 | $\overline{\text { DMS0 }}$ |
| 31 | PMD1 | 95 | PMD46 | 159 | EVDD | 223 | $\overline{\text { DMS1 }}$ |
| 32 | PMD2 | 96 | PMD47 | 160 | EGND | 224 | EVDD |
| 33 | IGND | 97 | IGND | 161 | IGND | 225 | IGND |
| 34 | IVDD | 98 | IVDD | 162 | IVDD | 226 | IVDD |
| 35 | PMD3 | 99 | EGND | 163 | $\overline{\text { IRQ3 }}$ | 227 | $\overline{\text { DMS2 }}$ |
| 36 | EVDD | 100 | PMTS | 164 | $\overline{\text { IRQ2 }}$ | 228 | $\overline{\text { DMS3 }}$ |
| 37 | PMD4 | 101 | PMWR | 165 | $\overline{\text { IRQ1 }}$ | 229 | DMD39 |
| 38 | PMD5 | 102 | PMACK | 166 | $\overline{\text { IRQ0 }}$ | 230 | DMD38 |
| 39 | PMD6 | 103 | PMRD | 167 | EVDD | 231 | EGND |
| 40 | PMD7 | 104 | RCMP | 168 | FLAG0 | 232 | DMD37 |
| 41 | EGND | 105 | EVDD | 169 | FLAG1 | 233 | DMD36 |
| 42 | PMD8 | 106 | RESET | 170 | FLAG2 | 234 | DMD35 |
| 43 | PMD9 | 107 | CLKIN | 171 | FLAG3 | 235 | DMD34 |
| 44 | PMD10 | 108 | $\overline{\text { DMRD }}$ | 172 | EGND | 236 | EVDD |
| 45 | PMD11 | 109 | DMACK | 173 | DMA0 | 237 | DMD33 |
| 46 | EVDD | 110 | DMWR | 174 | DMA1 | 238 | DMD32 |
| 47 | PMD12 | 111 | EVDD | 175 | DMA2 | 239 | DMD31 |
| 48 | PMD13 | 112 | DMTS | 176 | DMA3 | 240 | DMD30 |
| 49 | IGND | 113 | IGND | 177 | IGND | 241 | IGND |
| 50 | IVDD | 114 | IVDD | 178 | IVDD | 242 | IVDD |
| 51 | PMD14 | 115 | TCK | 179 | EVDD | 243 | EGND |
| 52 | PMD15 | 116 | TMS | 180 | DMA4 | 244 | DMD29 |
| 53 | EGND | 117 | TDI | 181 | DMA5 | 245 | DMD28 |
| 54 | PMD16 | 118 | TDO | 182 | DMA6 | 246 | DMD27 |
| 55 | PMD17 | 119 | TRST | 183 | DMA7 | 247 | DMD26 |
| 56 | PMD18 | 120 | PMPAGE | 184 | EGND | 248 | EVDD |
| 57 | PMD19 | 121 | PMS0 | 185 | DMA8 | 249 | DMD25 |
| 58 | EVDD | 122 | PMS1 | 186 | DMA9 | 250 | DMD24 |
| 59 | PMD20 | 123 | EGND | 187 | DMA10 | 251 | DMD23 |
| 60 | PMD21 | 124 | PMA23 | 188 | DMA11 | 252 | EGND |
| 61 | PMD22 | 125 | PMA22 | 189 | EVDD | 253 | DMD22 |
| 62 | PMD23 | 126 | PMA21 | 190 | DMA12 | 254 | DMD21 |
| 63 | EGND | 127 | PMA20 | 191 | DMA13 | 255 | DMD20 |
| 64 | PMD24 | 128 | EVDD | 192 | DMA14 | 256 | EVDD |

## 223-pin Ceramic Pin Grid Array



| SYMBOL | MM |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 2.54 | 3.30 | .100 | .130 |
| C | 2.54 BSC |  |  | .100 BSC |
| D | 46.74 | 47.75 | 1.840 | 1.880 |
| E | 46.74 | 47.75 | 1.840 | 1.880 |
| H | 0.41 | 0.51 | 0.16 | 0.20 |
| L | 3.05 | 3.56 | .120 | .140 |

## 256-pin MQFP-F Package



| SYMBOL | MILS |  | MM |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.095 | 0.125 | 2.41 | 3.18 |
| C | 0.004 | 0.008 | 0.10 | 0.20 |
| D | 2.095 | 2.195 | 53.23 | 55.74 |
| $\mathrm{D}_{1}$ | 1.450 | 1.470 | 36.83 | 37.34 |
| E | 2.095 | 2.195 | 53.23 | 55.74 |
| $\mathrm{E}_{1}$ | 1.450 | 1.470 | 36.83 | 37.34 |
| e |  |  |  |  |
| f | 0.006 | 0.010 | 0.15 | 0.25 |
| $\mathrm{A}_{1}$ | 0.081 | 0.101 | 2.06 | 2.56 |
| $\mathrm{A}_{2}$ | 0.002 | 0.014 | 0.05 | 0.36 |
| L | 0.323 | 0.362 | 8.20 | 9.20 |
| $\mathrm{N}_{1}$ | 64 |  | 64 |  |
| $\mathrm{N}_{2}$ | 64 |  | 64 |  |

## Ordering information



TEMIC Semiconductors
Microcontroller Product Line

## Product marking (example):

| 223P PGA |
| :--- |
| TEMIC |
| TSC21020F |
| -20 M A /883 |
| FRANCE |
| YYWW Lot Number |

256L MQFP-F
TEMIC
TSC21020F

- 20 S B SC

FRANCE
YYWW Lot Number


[^0]:    * Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

