

100-Pin TQFP Commercial Temp Industrial Temp

16Mb Pipelined and Flow Through 225 MHz-133 MHz 3.3 V V_{DD} Synchronous NBT SRAM 2.5 V or 3.3 V I/O

Features

- User-configurable Pipeline and Flow Through mode
- NBT (No Bus Turn Around) functionality allows zero wait read-write-read bus utilization
- Fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs
- IEEE 1149.1 JTAG-compatible Boundary Scan
- On-chip write parity checking; even or odd selectable
- 3.3 V + 10%/-5% core power supply
- 2.5 V or 3.3 V I/O supply
- 3.3 V-compatible inputs
- LBO pin for Linear or Interleave Burst mode
- Pin-compatible with 2M, 4M, and 8M devices
- Byte write operation (9-bit Bytes)
- 3 chip enable signals for easy depth expansion
- Clock Control, registered, address, data, and control
- ZZ pin for automatic power-down
- JEDEC-standard 100-lead TQFP package

	-225	-200	-180	-166	-150	-133	Unit
tCycle	4.4	5	5.5	6	6.6	7.5	ns
tĸq	2.5	3.0	3.2	3.5	3.8	4.0	ns
IDD	410	375	340	310	290	260	mΑ
t _{KQ}	7.0	7.5	8	8.5	10	11	ns
tCycle	8.5	10	10	10	10	15	ns
ldd	255	235	235	235	235	220	mΑ
	tkq IDD t _{KQ} tCycle	tCycle 4.4 tkQ 2.5 lbb 410 tkQ 7.0 tCycle 8.5	tCycle 4.4 5 tkQ 2.5 3.0 lbD 410 375 tkQ 7.0 7.5 tCycle 8.5 10	tCycle 4.4 5 5.5 tkQ 2.5 3.0 3.2 lbD 410 375 340 tkQ 7.0 7.5 8 tCycle 8.5 10 10	tCycle 4.4 5 5.5 6 tκQ 2.5 3.0 3.2 3.5 lbD 410 375 340 310 t _{KQ} 7.0 7.5 8 8.5 tCycle 8.5 10 10 10	tCycle 4.4 5 5.5 6 6.6 tkq 2.5 3.0 3.2 3.5 3.8 lpp 410 375 340 310 290 tkq 7.0 7.5 8 8.5 10 tCycle 8.5 10 10 10 10 10	tCycle 4.4 5 5.5 6 6.6 7.5 tκQ 2.5 3.0 3.2 3.5 3.8 4.0 ldd 410 375 340 310 290 260 tκQ 7.0 7.5 8 8.5 10 11 tCycle 8.5 10 10 10 10 15

Functional Description

The GS8151Z18/36T is a 16Mbit Synchronous Static SRAM.


GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

Because it is a synchronous device, address, data inputs, and read/ write control inputs are captured on the rising edge of the input clock. Burst order control (\overline{LBO}) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable, ZZ and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

The GS8151Z18/36T may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edge-triggered registers that capture input signals, the device incorporates a rising-edge-triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock.

The GS8151Z18/36T is implemented with GSI's high performance CMOS technology and is available in a JEDEC-standard 100-pin TQFP package.


Flow Through and Pipelined NBT SRAM Back-to-Back Read/Write Cycles



Rev: 1.01 1/2001 1/27 © 2000, Giga Semiconductor, Inc.




GS8151Z18T Pinout






GS8151Z36T Pinout





100-Pin TQFP Pin Descriptions

Pin Location	Symbol	Typ e	Description
37, 36	A0, A1	In	Burst Address Inputs; Preload the burst counter
35, 34, 33, 32, 100, 99, 84, 83, 82, 81, 44, 45, 46,47, 48, 49, 50	A2-A18	In	Address Inputs
80	A 19	In	Address Input (x18 Version Only)
89	CK	In	Clock Input Signal
93	Ва	In	Byte Write signal for data inputs DQA1-DQA9; active low
94	Вв	In	Byte Write signal for data inputs DQB1-DQB9; active low
95	Bc	In	Byte Write signal for data inputs DQc1-DQc9; active low (x36 Versions Only)
96	BD	In	Byte Write signal for data inputs DQD1-DQD9; active low (x36 Versions Only)
88	W	In	Write Enable; active low
98	E ₁	In	Chip Enable; active low
97	E ₂	In	Chip Enable—Active High. For self decoded depth expansion
92	E 3	In	Chip Enable—Active Low. For self decoded depth expansion
86	G	In	Output Enable; active low
85	ADV	In	Advance/Load; Burst address counter control pin
87	CKE	In	Clock Input Buffer Enable; active low
58, 59, 62,63, 68, 69, 72, 73, 74	DQa1–DQa9	I/O	Byte A Data Input and Output pins.(x18 Version Only)
8, 9, 12, 13, 18, 19, 22, 23, 24	DQ _{B1} –DQ _{B9}	I/O	Byte B Data Input and Output pins.(x18 Version Only)
51, 52, 53, 56, 57, 75, 78, 79, 1, 2, 3, 6, 7, 25, 28, 29, 30	NC	-	No Connect (x18 Version Only)
51, 52, 53, 56, 57, 58, 59, 62,63	DQa1–DQa9	I/O	Byte A Data Input and Output pins (x36 Versions Only)
68, 69, 72, 73, 74, 75, 78, 79, 80	DQ _{B1} –DQ _{B9}	I/O	Byte B Data Input and Output pins (x36 Versions Only)
1, 2, 3, 6, 7, 8, 9, 12, 13	DQc1-DQc9	I/O	Byte C Data Input and Output pins (x36 Versions Only)
18, 19, 22, 23, 24, 25, 28, 29, 30	DQD1-DQD9	I/O	Byte D Data Input and Output pins (x36 Versions Only)
64	ZZ	In	Power down control; active high
14	FT	In	Pipeline/Flow Through Mode Control; active low






GS8151Z18/36T-225/200/180/166/150/133

Pin Location	Symbol	Typ e	Description
31	LBO	ln	Linear Burst Order; active low.
38	TMS		Scan Test Mode Select
39	TDI		Scan Test Data In
42	TDO		Scan Test Data Out
43	TCK		Scan Test Clock
15, 41, 65, 91	V_{DD}	ln	3.3 V power supply
5,10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V _{SS}	ln	Ground
4, 11, 20, 27, 54, 61, 70, 77	V_{DDQ}	ln	3.3 V output power supply for noise reduction
16	DP	ln	Parity Input; 1 = Even, 0 = Odd
66	QE	Out	Parity Error Out; Open Drain Output



GS8151Z18/36 ByteSafe NBT SRAM Functional Block Diagram





Functional Details

Clocking

Deassertion of the Clock Enable (\overline{CKE}) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst \underline{Order} and Sleep) are synchronized to rising clock edges. Single cycle read and write operations must be initiated with the Advance/ \underline{Load} pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of the Chip Enable inputs (\overline{E}_1 , E_2 and \overline{E}_3). Deassertion of any one of the Enable inputs will deactivate the device.

Function	W	Ва	Вв	Bc	Bo
Read	Н	Х	Х	Χ	Х
Write Byte "a"	L	L	Н	Н	Н
Write Byte "b"	L	Н	L	Н	Н
Write Byte "c"	L	Н	Н	L	Н
Write Byte "d"	L	Н	Н	Н	L
Write all Bytes	L	L	L	L	L
Write Abort/NOP	L	Н	Н	Н	Н

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: \overline{CKE} is asserted low, all three chip enables (\overline{E}_1 , E_2 , and \overline{E}_3) are active, the write enable input signals \overline{W} is deasserted high, and ADV is asserted low. The address presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the next rising edge of clock the read data is allowed to propagate through the output register and onto the output pins.

Write operation occurs when the RAM is selected, CKE is active and the write input is sampled low at the rising edge of clock. The Byte Write Enable inputs $(\overline{B}A, \overline{B}B, \overline{B}C \& \overline{B}D)$ determine which bytes will be written. All or none may be activated. A write cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality, matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a read cycle and the use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way, but differ in that the write pipeline is one cycle shorter as well, preserving the ability to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of clock.

Rev: 1.01 1/2001 7/27 © 2000, Giga Semiconductor, Inc.



Synchronous Truth Table


Operation	Туре	Address	E ₁	E2	E ₃	ZZ	ADV	W	Bx	G	CKE	СК	DQ	Notes
Deselect Cycle, Power Down	D	None	Н	Х	Х	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Χ	Χ	Н	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Power Down	D	None	Χ	L	Χ	L	L	Χ	Х	Χ	L	L-H	High-Z	
Deselect Cycle, Continue	D	None	Χ	Χ	Χ	L	Н	Χ	Х	Χ	L	L-H	High-Z	1
Read Cycle, Begin Burst	R	External	L	Н	L	L	L	Н	Х	L	L	L-H	Q	
Read Cycle, Continue Burst	В	Next	Χ	Χ	Χ	L	Н	Χ	Χ	L	L	L-H	Q	1,10
NOP/Read, Begin Burst	R	External	L	Н	L	L	L	Н	Х	Н	L	L-H	High-Z	2
Dummy Read, Continue Burst	В	Next	Χ	Χ	Χ	L	Н	Χ	Х	Н	L	L-H	High-Z	1,2,10
Write Cycle, Begin Burst	W	External	L	Н	L	L	L	L	L	Χ	L	L-H	D	3
Write Cycle, Continue Burst	В	Next	Χ	Χ	Χ	L	Н	Χ	L	Χ	L	L-H	D	1,3,10
NOP/Write Abort, Begin Burst	W	None	L	Н	L	L	L	L	Н	Χ	L	L-H	High-Z	2,3
Write Abort, Continue Burst	В	Next	Χ	Χ	Χ	L	Н	Χ	Н	Χ	L	L-H	High-Z	1,2,3,10
Clock Edge Ignore, Stall		Current	Χ	Х	Χ	L	Х	Χ	Х	Χ	Н	L-H	-	4
Sleep Mode		None	Χ	Χ	Χ	Н	Х	Χ	Χ	Χ	Χ	Χ	High-Z	


Notes:

- 1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Deselect cycle is executed first.
- 2. Dummy Read and Write abort can be considered NOP's because the SRAM performs no operation. A Write abort occurs when the W pin is sampled low but no Byte Write pins are active so no Write operation is performed.
- 3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during Write cycles.
- 4. If CKE High occurs during a pipelined Read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a Write cycle, the bus will remain in High Z.
- 5. X = Don't Care; H = Logic High; L = Logic Low; $\overline{Bx} = High = All Byte Write signals are high; <math>\overline{Bx} = Low = One$ or more Byte/Write signals are low
- 6. All inputs, except \overline{G} and ZZ must meet setup and hold times of rising clock edge.
- 7. Wait states can be inserted by setting CKE high.
- 8. This device contains circuitry that ensures all outputs are in High Z during power-up.
- 9. A 2-bit burst counter is incorporated.
- 10. The address counter is incriminated for all Burst continue cycles.



Pipelined and Flow Through Read Write Control State Diagram







Current State and Next State Definition for Pipelined and Flow Through Read/Write Control State Diagram




Pipeline Mode Data I/O State Diagram





Notes:


- The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.




Current State and Next State Definition for Pipeline Mode Data I/O State Diagram




Flow Through Mode Data I/O State Diagram





Notes:

- 1. The Hold command (CKE Low) is not shown because it prevents any state change.
- 2. W, R, B, and D represent input command codes as indicated in the Truth Tables.



Current State and Next State Definition for: Pipeline and Flow through Read Write Control State Diagram



Burst Cycles

Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into Load mode.

Burst Order

The burst address counter wraps around to its initial state after four addresses (the loade<u>d address</u> and three more) have been accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables below for details.

Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Daist Order Control	LDO	H or NC	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Negister Control	Г	H or NC	Pipeline
Davier Davin Cantral	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I _{DD} = I _{SB}
ByteSafe Data Parity Control	DP	L	Check for Odd Parity
DyleGale Dala Fallly Collillo	DF	H or NC	Check for Even Parity

Note:

There are pull up devices on the \overline{LBO} , DP, and \overline{FT} pins and a pull down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18




Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by it's internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Designing for Compatibility

The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipelinemode via the \overline{FT} signal found on Pin 14. Not all vendors offer this option, however most mark Pin 14 as V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.

Pin 66, a No Connect (NC) on GSI's GS8160Z18/36 NBT SRAM, the Parity Error open drain output on GSI's GS8161Z18/36 NBT SRAM, is often marked as a power pin on other vendor's NBT compatible SRAMs. Specifically, it is marked V_{DD} or V_{DDQ} on pipelined parts and V_{SS} on flow through parts. Users of GSI NBT devices who are not actually using the ByteSafeTM parity feature may want to design the board site for the RAM with Pin 66 tied high through a 1k ohm resistor in Pipeline mode applications or tied low in Flow Through mode applications in order to keep the option to use non-configurable devices open. By using the pull-up resistor, rather than tying the pin to one of the power rails, users interested in upgrading to GSI's ByteSafe NBT SRAMs (GS8161Z18/36), featuring Parity Error detection and JTAG Boundary Scan, will be ready for connection to the active low, open drain Parity Error output driver at pin 66 on GSI's TQFP ByteSafe RAMs.

ByteSafe™ Parity Functions


In x32/x16 mode this RAM features a parity encoding and checking function. It is assumed that the RAM is being used in x32/x16 mode because there is no source for parity bits from the system. So, in x32/x16 mode, the device generates parity and stores it along with written data. It is also assumed that there is no facility for parity checking, so the RAM checks read parity and reports an error in the cycle following parity check. In x32/x16 mode the device does not drive the 9th data output, even though the internal ByteSafe parity encoding has been activated. A ByteSafe SRAM, used in x32/x16 mode, allows parity protection of data in applications where parity encoding or checking are not otherwise available. As in any system that checks read parity, reads of unwritten memory locations may well produce parity errors. Initialization of the memory should be implemented to avoid this issue.

This SRAM includes a write data parity check that checks the validity of data coming into the RAM on write cycles. In Flow Through mode, write data errors are reported in the cycle following the data input cycle. In Pipeline mode, write data errors are reported one clock cycle later. (See timing diagram below.) The Data Parity Mode (DP) pin must be tied high to set the RAM to



check for even parity or low to check for odd parity. Read data parity is not checked by the RAM as data validity is best established at the data's destination. The Parity Error Output is an open drain output and drives low to indicate a parity error. Multiple Parity Error Output pins may share a common pull-up resistor.

x18/x36 Mode Write Parity Error Output Timing Diagram



BPR 1999.05.18



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V _{DDQ}	Voltage in V _{DDQ} Pins	–0.5 to V _{DD}	V
V _{CK}	Voltage on Clock Input Pin	-0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	-0.5 to V_{DDQ} +0.5 (\leq 4.6 V max.)	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\le 4.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/–20	mA
I _{OUT}	Output Current on Any I/O Pin	+/–20	mA
P_{D}	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions


Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Voltage	V _{DD}	3.135	3.3	3.6	V	
I/O Supply Voltage	V_{DDQ}	2.375	2.5	V_{DD}	V	1
Input High Voltage	V _{IH}	1.7	_	V _{DD} +0.3	V	2
Input Low Voltage	V _{IL}	-0.3	_	0.8	V	2
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	3
Ambient Temperature (Industrial Range Versions)	T _A	-40	25	85	°C	3

Notes:


- Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 2.75 V ≤ V_{DDQ} ≤ 2.375 V (i.e., 2.5 V I/O) and 3.6 V ≤ V_{DDQ} ≤ 3.135 V (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.
- 2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
- 3. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be -2 V > Vi < V_{DD} +2 V with a pulse width not to exceed 20% tKC.



Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0 V	6 (x36) 12 (x18)	7 (x36) 12 (x18)	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	R_{\ThetaJA}	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

Notes:

- 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1




AC Test Conditions

Parameter	Conditions		
Input high level	2.3 V		
Input low level	0.2 V		
Input slew rate	1 V/ns		
Input reference level	1.25 V		
Output reference level	1.25 V		
Output load	Fig. 1& 2		

Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Output Load 2 for $t_{LZ},\,t_{HZ},\,t_{OLZ}$ and t_{OHZ}
- 4. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	–1 uA	1 uA
ZZ Input Current	I _{INZZ}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 300 uA
Mode Pin Input Current	I _{INM}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	−300 uA −1 uA	1 uA 1 uA
Output Leakage Current	l _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	–1 uA	1 uA
Output High Voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
Output High Voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 3.135 \text{ V}$	2.4 V	_
Output Low Voltage	V _{OL}	I _{OL} = 4 mA	_	0.4 V



	Unit		mA	mA	mA	mA	mA	mA	mA	mA
33	-40	to 85°C	228 54	144 32	214 32	137 21	20	20	55	20
-133	0	to 70°C	218	134	204	127 11	10	10	20	45
-150	-40	to 85°C	250 60	187 43	233 35	176 27	20	20	99	22
1-	0	to 70°C	240 50	177 33	223 25	166 17	10	10	09	20
-166	-40	to 85°C	270 65	187 43	252 37	176 27	20	20	02	22
+	0	to 70°C	260 55	177 33	242 27	166 17	10	10	64	90
-180	-40	to 85°C	288	187 43	268 40	176 27	20	20	22	22
7	0	to 70°C	278 59	177 33	258 30	166 17	10	10	0/	20
-200	-40	to 85°C	313 76	187 43	291 43	176 27	20	20	80	22
-2	0	to 70°C	303 66	177 33	281 33	166 17	10	10	22	90
-225	-40	to 85°C	345 84	209	320 47	196 29	20	20	85	65
-2	0 ,	to 70°C	335 74	199 39	310 37	186 19	10	10	80	09
	Symbol	.	مما امما	lpp PpQ	الالم الالم	اموا اوموا	as _l	lSB	aal	مما
	Mode		Pipeline	Flow Through	Pipeline	Flow Through	Pipeline	Flow Through	Pipeline	Flow Through
	2		á	(X30)	(6/3)	(014)				
	Test Conditions			Device Selected; All other inputs	≥V _{IH} or ≤ V _{IL} Output open			$ZZ \ge V_{DD} - 0.2 \text{ V}$	Device Deselected;	All other inputs $\geq V_{\parallel}$ or $\leq V_{\parallel}$
	Parameter			Operating Current				Current	Deselor	Current

Operating Currents

Rev: 1.01 1/2001




AC Electrical Characteristics

	Parameter	Symbol	-22	25	-20	00	-1	80	-16	66	-1	50	-1	33	Unit
	raiailletei	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ollit
	Clock Cycle Time	tKC	4.4	_	5.0	_	5.5	_	6.0	_	6.7	_	7.5	_	ns
Dinalina	Clock to Output Valid	tKQ	1	2.5	1	3.0		3.2	1	3.5	1	3.8	-	4.0	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5	_	1.5	_	1.5		1.5	_	ns
	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Clock Cycle Time	tKC	8.5	_	10.0	_	10.0	_	10.0	_	10.0	_	15.0	_	ns
Flow	Clock to Output Valid	tKQ		7.0	1	7.5		8.0	1	8.5		10.0	-	11.0	ns
Through	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0	_	3.0		3.0		ns
	Clock to Output in Low-Z	tLZ ¹	3.0	_	3.0		3.0		3.0		3.0		3.0	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	_	1.3	_	1.3	_	1.5	_	1.7	_	ns
	Clock LOW Time	tKL	1.5	_	1.5	_	1.5	_	1.5	_	1.7		2	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.5	1.5	3.0	1.5	3.2	1.5	3.5	1.5	3.8	1.5	4.0	ns
	G to Output Valid	tOE	_	2.5		3.2	_	3.2		3.5	_	3.8	_	4.0	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	2.5	_	3.0	_	3.2	_	3.5	_	3.8	_	4.0	ns
	Setup time	tS	1.5	_	1.5	_	1.5	_	1.5	_	1.5		1.5	_	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	1	_	1	_	ns
	ZZ recovery	tZZR	100	_	100	_	100	_	100	_	100		100		ns




Pipeline Mode Read/Write Cycle Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1




Pipeline Mode No-Op, Stall and Deselect Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



Flow Through Mode Read/Write Cycle Timing




*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1

Rev: 1.01 1/2001 © 2000, Giga Semiconductor, Inc.



Flow Through Mode No-Op, Stall and Deselect Timing



*Note: \overline{E} = High (False) if \overline{E}_1 = 1 or E_2 = 0 or \overline{E}_3 = 1



GS8151Z18/36T TQFP Boundary Scan Register

Order	x36	x18	Pin		
1	PH = 0	n/a			
2	PH = 0	PH = 0			
3	A 10		44		
4	A 11		45		
5	A 12		46		
6	A13		47		
7	A14		48		
8	A 15		49		
9	A 16		50		
10	x36 = DQA9	NC = 1	51		
11	DQA8	NC = 1	52		
12	DQ _{A7}	NC = 1	53		
13	DQA6	NC = 1	56		
14	DQ _{A5}	NC = 1	57		
15	DQA4	DQ _{A1}	58		
16	DQ _{A3}	DQ _{A2}	59		
17	DQ _{A2}	DQ _{A3}	62		
18	DQ _{A1}	DQ _{A4}	63		
19	ZZ		64		
21	DQ _{B1}	DQ _{A5}	68		
22	DQ _{B2}	DQA6	69		
23	DQ _{B3}	DQ _{A7}	72		
24	DQ _{B4}	DQ _{A8}	73		
25	DQ _{B5}	DQ _{A9}	74		
26	DQ _{B6}	NC = 1	75		
27	DQ _{B7}	NC = 1	78		
28	DQ _{B8}	NC = 1	79		
29	x36 = DQ _{B9}	80			
30	A 9	81			
31	A8	82			
32	A 17		83		
33	A 18		84		

Order	x36	Pin	
34	ADV	85	
35	G	86	
36	CKE		87
37	W		88
38	CK		89
39	PH = 1		n/a
40	PH = 1		n/a
41	<u>E</u> 3		92
42	BA		93
43	B _B		94
44	Bc	NC = 1	95
45	BD	NC = 1	96
46	E ₂	97	
47	E ₁	98	
48	A 7	99	
49	A ₆	100	
50	x36 = DQc9	NC = 1	1
51	DQc8	NC = 1	2
52	DQc7	NC = 1	3
53	DQc6	NC = 1	6
54	DQc5	NC = 1	7
55	DQc4	DQ _{B1}	8
56	DQсз	DQ _{B2}	9
57	DQc2	DQ _{B3}	12
58	DQc1	DQc1 DQB4	
59	FT	14	
60	DP	16	
61	PH = 1	n/a	
62	DQ _{D1}	DQ _{B5}	18
63	DQ _{D2}	DQ _{B6}	19
64	DQ _{D3}	DQ _{B7}	22
65	DQ _{D4}	DQ _{B8}	23

Order	x36	x18	Pin
66	DQ _{D5}	DQ _{B9}	24
67	DQ _{D6}	NC = 1	25
68	DQ _{D7}	NC = 1	28
69	DQ _{D8}	NC = 1	29
70	x36 = DQD9	NC = 1	30
71	LBO	31	
72	A5	32	
73	A4	33	
74	A3		34
75	A2	35	
76	A1	36	
77	A0	37	
78	PH = ()	n/a

BPR 1999.05.14


Note:


- 1. The Boundary Scan Register contains a number of registers that are not connected to any pin. They default to the value shown at reset.
- 2. Registers are listed in exit order (i.e. Location 1 is the first out of the TDO pin.
- 3. NC = No Connect, NA = Not Active, PH = Place Holder (No associated pin)



TQFP Package Drawing

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09		0.20
D	Terminal Dimension	21.9	22.0	20.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch		0.65	
L	Foot Length	0.45	0.60	0.75
L1	Lead Length		1.00	
Y	Coplanarity			0.10
θ	Lead Angle	0°		7°





Notes:

- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.

BPR 1999.05.18



Ordering Information—GSI NBT Synchronous SRAM

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³	Status
1M x 18	GS8151Z18T-225	ByteSafe NBT Pipeline/Flow Through	TQFP	225/7	С	
1M x 18	GS8151Z18T-200	ByteSafe NBT Pipeline/Flow Through	TQFP	200/7.5	С	
1M x 18	GS8151Z18T-180	ByteSafe NBT Pipeline/Flow Through	TQFP	180/8	С	
1M x 18	GS8151Z18T-166	ByteSafe NBT Pipeline/Flow Through	TQFP	166/8.5	С	
1M x 18	GS8151Z18T-150	ByteSafe NBT Pipeline/Flow Through	TQFP	150/10	С	
1M x 18	GS8151Z18T-133	ByteSafe NBT Pipeline/Flow Through	TQFP	133/11	С	
512K x 36	GS8151Z36T-225	ByteSafe NBT Pipeline/Flow Through	TQFP	225/7	С	
512K x 36	GS8151Z36T-200	ByteSafe NBT Pipeline/Flow Through	TQFP	200/7.5	С	
512K x 36	GS8151Z36T-180	ByteSafe NBT Pipeline/Flow Through	TQFP	180/8	С	
512K x 36	GS8151Z36T-166	ByteSafe NBT Pipeline/Flow Through	TQFP	166/8.5	С	
512K x 36	GS8151Z36T-150	ByteSafe NBT Pipeline/Flow Through	TQFP	150/10	С	
512K x 36	GS8151Z36T-133	ByteSafe NBT Pipeline/Flow Through	TQFP	133/11	С	
1M x 18	GS8151Z18T-225I	ByteSafe NBT Pipeline/Flow Through	TQFP	225/7	I	Not Available
1M x 18	GS8151Z18T-200I	ByteSafe NBT Pipeline/Flow Through	TQFP	200/7.5	I	Not Available
1M x 18	GS8151Z18T-180I	ByteSafe NBT Pipeline/Flow Through	TQFP	180/8	I	
1M x 18	GS8151Z18T-166I	ByteSafe NBT Pipeline/Flow Through	TQFP	166/8.5	I	
1M x 18	GS8151Z18T-150I	ByteSafe NBT Pipeline/Flow Through	TQFP	150/10	I	
1M x 18	GS8151Z18T-133I	ByteSafe NBT Pipeline/Flow Through	TQFP	133/11	I	
512K x 36	GS8151Z36T-225I	ByteSafe NBT Pipeline/Flow Through	TQFP	225/7	I	Not Available
512K x 36	GS8151Z36T-200I	ByteSafe NBT Pipeline/Flow Through	TQFP	200/7.5	I	Not Available
512K x 36	GS8151Z36T-180I	ByteSafe NBT Pipeline/Flow Through	TQFP	180/8	I	
512K x 36	GS8151Z36T-166I	ByteSafe NBT Pipeline/Flow Through	TQFP	166/8.5	I	
512K x 36	GS8151Z36T-150I	ByteSafe NBT Pipeline/Flow Through	TQFP	150/10	I	
512K x 36	GS8151Z36T-133I	ByteSafe NBT Pipeline/Flow Through	TQFP	133/11	ı	

Notes:

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS8151Z36T-100IT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user .
- 3. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings



0.18u 16M Sync SRAM Data Sheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
8151Z18_r1		Creation of new datasheet
8151Z18_r1_01	Content	Removed extra pins from BSR table on page 31