

**Document Title**

**256Kx4 Bit (with OE) High Speed CMOS Static RAM(3.3V Operating)**

**Revision History**

<u>Rev.No.</u>	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial Draft	Aug. 5. 1998	Preliminary
Rev. 1.0	Release to Final Data Sheet 1. Delete Preliminary 2. Relex DC characteristics	Sep. 7. 1998	Final

	Item	Previous	Current
Icc	12ns	65mA	70mA
	15ns	63mA	68mA
	20ns	60mA	65mA

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

**256K x 4 Bit (with OE) High-Speed CMOS Static RAM (3.3V Operating)**


**FEATURES**

- Fast Access Time 12,15,20ns(Max.)
- Low Power Dissipation
  - Standby (TTL) : 30mA(Max.)
  - (CMOS) : 5mA(Max.)
  - Operating KM64V1003C - 12 : 70mA(Max.)
  - KM64V1003C - 15 : 68mA(Max.)
  - KM64V1003C - 20 : 65mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
  - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
  - KM64V1003CJ : 32-SOJ-400


**GENERAL DESCRIPTION**

The KM64V1003C is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM64V1003C uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64V1003C is packaged in a 400 mil 32-pin plastic SOJ.

**FUNCTIONAL BLOCK DIAGRAM**



**PIN CONFIGURATION (Top View)**



**PIN FUNCTION**

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1 ~ I/O4	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C.	No Connection

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V <sub>CC</sub>	-0.5 to 4.6	V
Power Dissipation	P <sub>D</sub>	1	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	0 to 70	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress ating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**(T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> + 0.5**	V
Input Low Voltage	V <sub>IL</sub>	-0.5*	-	0.8	V

NOTE:\* V<sub>IL</sub>(Min)=-2.0V a.c(Pulse Width ≤ 8ns) for I ≤ 20mA  
 \*\* V<sub>IH</sub>(Max)=V<sub>CC</sub> + 2.0V a.c (Pulse Width ≤ 8ns) for I ≤ 20mA

**DC AND OPERATING CHARACTERISTICS**(T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-2	2	μA	
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ =V <sub>IH</sub> or $\overline{OE}$ =V <sub>IH</sub> or $\overline{WE}$ =V <sub>IL</sub> V <sub>OUT</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-2	2	μA	
Operating Current	I <sub>CC</sub>	Min. Cycle, 100% Duty $\overline{CS}$ =V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> =0mA	12ns	-	70	mA
			15ns	-	68	
			20ns	-	65	
Standby Current	I <sub>SB</sub>	Min. Cycle, $\overline{CS}$ =V <sub>IH</sub>	-	30	mA	
	I <sub>SB1</sub>	f=0MHz, $\overline{CS}$ ≥V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤0.2V	-	5		
Output Low Voltage Level	V <sub>OL</sub>	I <sub>OL</sub> =8mA	-	0.4	V	
Output High Voltage Level	V <sub>OH</sub>	I <sub>OH</sub> =-4mA	2.4	-	V	

**CAPACITANCE\***(T<sub>A</sub>=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	6	pF


\* NOTE : Capacitance is sampled and not 100% tested.

## AC CHARACTERISTICS (TA=0 to 70°C, VCC=3.3±0.3V, unless otherwise noted.)

### TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B)

for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ



\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

### READ CYCLE


Parameter	Symbol	KM64V1003C-12		KM64V1003C-15		KM64V1003C-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	-	7	-	9	ns
Output Disable to High-Z Output	tOHZ	0	6	-	7	-	9	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	12	-	15	-	20	ns

## WRITE CYCLE


Parameter	Symbol	KM64V1003C-12		KM64V1003C-15		KM64V1003C-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	12	-	15	-	20	-	ns
Chip Select to End of Write	t <sub>CW</sub>	8	-	9	-	10	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
Address Valid to End of Write	t <sub>AW</sub>	8	-	9	-	10	-	ns
Write Pulse Width( $\overline{OE}$ High)	t <sub>WP</sub>	8	-	9	-	10	-	ns
Write Pulse Width( $\overline{OE}$ Low)	t <sub>WP1</sub>	12	-	15	-	20	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	0	-	ns
Write to Output High-Z	t <sub>WHZ</sub>	0	6	0	7	0	9	ns
Data to Write Time Overlap	t <sub>DW</sub>	6	-	7	-	8	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	0	-	ns
End Write to Output Low-Z	t <sub>OW</sub>	3	-	3	-	3	-	ns

## TIMING DIAGRAMS

**TIMING WAVEFORM OF READ CYCLE(1)** (Address Controlled,  $\overline{CS}=\overline{OE}=V_{IL}$ ,  $\overline{WE}=V_{IH}$ )




**TIMING WAVEFORM OF READ CYCLE(2)** ( $\overline{WE}=V_{IH}$ )




NOTES(READ CYCLE)

1.  $\overline{WE}$  is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
4. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device.
5. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS}=V_{IL}$ .
7. Address valid prior to coincident with  $\overline{CS}$  transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{OE} = \text{Clock}$ )



TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{OE} = \text{Low Fixed}$ )



TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{CS}$ =Controlled)



NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low  $\overline{CS}$  and  $\overline{WE}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low ; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high. tWP is measured from the beginning of write to the end of write.
3. tCW is measured from the later of  $\overline{CS}$  going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

\* NOTE : X means Don't Care.

PACKAGE DIMENSIONS

32-SOJ-400

Units: millimeters/Inches

