Product Overview

Address Spaces

Addressing Modes

Memory Map

SAM47 Instruction Set

KS57C5532/P5532 PRODUCT OVERVIEW

1

# **PRODUCT OVERVIEW**

### **OVERVIEW**

The KS57C5532/P5532 single-chip CMOS microcontroller has been designed for high-performance using Samsung's newest 4-bit CPU core, SAM47 (Samsung Arrangeable Microcontrollers). The KS57P5532 is a microcontroller which has 32-kbyte one-time-programmable EPROM but its functions are same to KS57C5532.

With its DTMF generator, 8-bit serial I/O interface, and versatile 8-bit timer/counters, the KS57C5532/P5532 offers an excellent design solution for a wide variety of telecommunication applications.

Up to 55 pins of the 64-pin SDIP or QFP package can be dedicated to I/O. Seven vectored interrupts provide fast response to internal and external events. In addition, the KS57C5532/P5532's advanced CMOS technology provides for low power consumption and a wide operating voltage range.

### **DEVELOPMENT SUPPORT**

The Samsung Microcontroller Development System, SMDS, provides you with a complete PC-based development environment for KS57-series microcontrollers that is powerful, reliable, and portable. In addition to its window-based program development structure, the SMDS toolset includes versatile debugging, trace, instruction timing, and performance measurement applications.

The Samsung Generalized Assembler (SAMA) has been designed specifically for the SMDS environment and accepts assembly language sources in a variety of microprocessor formats. SAMA generates industry-standard hex files that also contain program control data for SMDS compatibility.



PRODUCT OVERVIEW KS57C5532/P5532

### **FEATURES SUMMARY**

### Memory

- 1 K × 4-bit RAM
- 32 K × 8-bit ROM

### 55 I/O Pins

- Input only: 4 pins
- I/O: 43 pins
- N-channel open-drain I/O (S/W): 8 pins

### Memory-Mapped I/O Structure

Data memory bank 15

### **DTMF Generator**

• 16 dual-tone frequencies for tone dialing

### 8-bit Basic Timer

- Programmable internal timer
- Watchdog timer

### Two 8-bit Timer/Counters

- · Programmable interval timer
- External event counter function
- Timer/counters clock outputs to TCLO0 and TCLO1 pins
- External clock signal divider
- Serial I/O interface clock generator

### **Watch Timer**

- Time interval generation:
   0.5 s, 3.9 ms at 32.768 kHz
- 4 frequency outputs to the BUZ pin

### 8-bit Serial I/O Interface

- 8-bit transmit/receive mode
- 8-bit receive mode
- LSB-first or MSB-first transmission selectable

### **Bit Sequential Carrier**

Supports 8-bit serial data transfer in arbitrary format

### Interrupts

- · 3 external interrupt vectors
- 4 internal interrupt vectors
- 2 quasi-interrupts

### **Power-Down Modes**

- Idle: Only CPU clock stops
- Stop: Main system clock stops
- · Subsystem clock stop mode

### **Oscillation Sources**

- Crystal, ceramic for main system clock
- Crystal oscillator for subsystem clock
- Main system clock frequency: 3.579545 MHz (typical)
- Subsystem clock frequency: 32.768 kHz (typical)
- CPU clock divider circuit (by 4, 8, or 64)

### **Instruction Execution Times**

- 0.67, 1.33, 10.7 µs at 6.0 MHz
- 1.12, 2.23, 17.88 µs at 3.579545 MHz
- 122 µs at 32.768 kHz

### **Operating Temperature**

• -40 °C to 85 °C

### **Operating Voltage Range**

- 1.8 V to 5.5 V (at 3 MHz)
- 2.7 V to 5.5 V (at 6 MHz)

# Package Types

• 64 SDIP, 64 QFP



KS57C5532/P5532 PRODUCT OVERVIEW

### **BLOCK DIAGRAM**




Figure 1-1. KS57C5532/P5532 Simplified Block Diagram

PRODUCT OVERVIEW KS57C5532/P5532

### **PIN ASSIGNMENTS**




Figure 1-2. KS57C5532/P5532 Pin Assignment Diagrams



KS57C5532/P5532 PRODUCT OVERVIEW




Figure 1-2. KS57C5532/P5532 Pin Assignment Diagrams (Continued)

PRODUCT OVERVIEW KS57C5532/P5532

# **PIN DESCRIPTIONS**

Table 1-1. KS57C5532/P5532 Pin Descriptions

Pin Name	Pin Type	Description	Number	Share Pin
P0.0 P0.1 P0.2 P0.3	I/O	4-bit I/O port.  1-bit or 4-bit read/write and test is possible. Individual pins are software configurable as input or output.  4-bit pull-up resistors are software assignable; pull-up resistors are automatically disabled for output pins.	15 (8) 14 (7) 13 (6) 12 (5)	SCK SO SI BTCO
P1.0 P1.1 P1.2 P1.3	I	<ul><li>4-bit input port.</li><li>1-bit and 4-bit read and test is possible.</li><li>4-bit pull-up resistors are assignable by software to port 1.</li></ul>	1 (61) 2 (60) 3 (59) 4 (58)	INTO INT1 INT2 INT4
P2.0 P2.1 P2.2 P2.3	I/O	Same as port 0.	11 (4) 10 (3) 9 (2) 8 (1)	TCLO0 TCLO1 CLO BUZ
P3.0 P3.1 P3.2 P3.3	I/O	Same as port 0.	34 (27) 33 (26) 29 (22) 28 (21)	TCL0 TCL1 SCLK <sup>(1)</sup> SDAT <sup>(1)</sup>
P4.0–P4.3 P5.0–P5.3	I/O	4-bit I/O ports. 1-bit and 4-bit read/write and test is possible. 4-bit pull-up resistors are software assignable to input pins and are automatically disable for output pins. N-channel open-drain or push-pull output can be selected by software. Port 4 and 5 can be paired to support 8-bit data transfer.	38–35 (31–28) 42–39 (35–32)	-
P6.0–P6.3 P7.0–P7.3	I/O	4-bit I/O ports. 1-bit or 4-bit read/write and test is possible. Port 6 pins are individually software configurable as input or output. 4-bit pull-up resistors are software assignable; pull-up resistors are automatically disabled for output pins. Ports 6 and 7 can be paired to enable 8-bit data transfer.	51–48 (44–41) 55–52 (48–45)	KS0-KS3 KS4-KS7
P8.0-P8.3	I/O	Same as port 0.	59–56 (52–49)	-
P9.0-P9.3	I/O	<ul><li>4-bit I/O port.</li><li>1-bit or 4-bit read/write and test is possible.</li><li>4-bit pull-up resistors are software assignable; pull-up resistors are automatically disabled for output pins.</li></ul>	63–60 (56–53)	-

### NOTES

- 1. SCLK and SDAT are used for KS57P5532 only.
- 2. Parentheses indicate pin number for 64 QFP package.



KS57C5532/P5532 PRODUCT OVERVIEW

Table 1-1. KS57C5532/P5532 Pin Descriptions (Continued)

Pin Name	Pin Type	Description	Number	Share Pin
P10.0–P10.3 P11.0–P11.3	I/O	Same as port 9. Ports 10 and 11 can be paired to support 8-bit data transfer.	19–16 (12–9) 23–20 (16–13)	-
P12.0-P12.3	I/O	4-bit I/O port. 1-bit or 4-bit read/write and test is possible. Individual pins are software configurable as input or output. 4-bit <i>pull-down</i> resistors are software assignable; pull-down resistors are automatically disabled for output pins.	27–24 (20–17)	
P13.0-P13.2	I/O	3-bit I/O port; characteristics are same as port 9.	7–5 (64–62)	_
DTMF	0	DTMF output.	31 (24)	_
SCK	I/O	Serial I/O interface clock signal	15 (8)	P0.0
SO	I/O	Serial data output	14 (7)	P0.1
SI	I/O	Serial data input	13 (6)	P0.2
ВТСО	I/O	Basic timer clock output	12 (5)	P0.3
INTO, INT1	I	External interrupts. The triggering edge for INT0 and INT1 is selectable. INT0 is synchronized to system clock.	4, 3 (61, 60)	P1.0, P1.1
INT2	I	Quasi-interrupt with detection of rising edges	2 (59)	P1.2
INT4	1	External interrupt with detection of rising and falling edges.	1 (58)	P1.3
TCLO0	I/O	Timer/counter 0 clock output	11 (4)	P2.0
TCLO1	I/O	Timer/counter 1 clock output	10 (3)	P2.1
CLO	I/O	Clock output	9 (2)	P2.2
BUZ	I/O	2 kHz, 4 kHz, 8 kHz, or 16 kHz frequency output at the watch timer clock frequency of 32.768 kHz for buzzer sound	8 (1)	P2.3
TCL0	I/O	External clock input for timer/counter 0	34 (27)	P3.0
TCL1	I/O	External clock input for timer/counter 1	33 (26)	P3.1
KS0-KS3 KS4-KS7	I/O	Quasi-interrupt inputs with falling edge detection	51–48 (44–41) 55–52 (48–45)	P6.0–P6.3 P7.0–P7.3

NOTE: Parentheses indicate pin number for 64 QFP package.



PRODUCT OVERVIEW KS57C5532/P5532

Table 1-1. KS57C5532/P5532Pin Descriptions (Concluded)

Pin Name	Pin Type	Description	Number	Share Pin
$V_{DD}$	_	Power supply	32 (25)	_
V <sub>SS</sub>	_	Ground	64 (57)	_
RESET	I	Reset signal	43 (36)	_
X <sub>IN,</sub> X <sub>OUT</sub>	_	Crystal, ceramic, or R/C oscillator signal for main system clock. (For external clock input, use $X_{\text{IN}}$ and input $X_{\text{IN}}$ 's reverse phase to $X_{\text{OUT}}$ )	45, 44 (38, 37)	_
XT <sub>IN,</sub> XT <sub>OUT</sub>	_	Crystal oscillator signal for subsystem clock. (For external clock input, use XT <sub>IN</sub> and input XT <sub>IN</sub> 's reverse phase to XT <sub>OUT</sub> )	46, 47 (39, 40)	_
TEST	_	Chip test input pin. Hold GND when the device is operating.	30 (23)	-

NOTE: Parentheses indicate pin number for 64 QFP package.



KS57C5532/P5532 PRODUCT OVERVIEW

Table 1-2. Overview of KS57C5532/P5532 Pin Data

Pin Names	Share Pins	I/O Type	Reset Value	Circuit Type
P0.0-P0.3	SCK, SO, SI, BTCO	I/O	Input	D-4
P1.0-P1.3	INT0, INT1, INT2, INT4	I	Input	A-1
P2.0-P2.3	TCLO0, TCLO1, CLO, BUZ	I/O	Input	D-2
P3.0-P3.1	TCL0, TCL1	I/O	Input	D-4
P3.2-P3.3	-	I/O	Input	D-2
P4.0–P4.3 P5.0–P5.3	-	I/O	Input	E-2
P6.0–P6.3 P7.0–P7.3	KS0-KS3 KS4-KS7	I/O	Input	D-4
P8.0-P8.3	-	I/O	Input	D-2
P9.0-P9.3	-	I/O	Input	D-2
P10.0–P10.3 P11.0–P11.3	-	I/O	Input	D-2
P12.0-P12.3	_	I/O	Input	D-6
P13.0-P13.2	_	I/O	Input	D-2
DTMF	-	0	High impedence	G-6
X <sub>IN</sub> , X <sub>OUT</sub> XT <sub>IN</sub> , XT <sub>OUT</sub>	-	-	-	_
RESET	-	I	_	В
NC	-	_	_	_
V <sub>DD</sub> , V <sub>SS</sub>	-	_	_	_



PRODUCT OVERVIEW KS57C5532/P5532

# **PIN CIRCUIT DIAGRAMS**




Figure 1-3. Pin Circuit Type A




Figure 1-5. Pin Circuit Type B




Figure 1-4. Pin Circuit Type A-1




Figure 1-6. Pin Circuit Type C



KS57C5532/P5532 PRODUCT OVERVIEW




Figure 1-7. Pin Circuit Type D-2




Figure 1-9. Pin Circuit Type D-6




Figure 1-8. Pin Circuit Type D-4





Figure 1-10. Pin Circuit Type E-2

PRODUCT OVERVIEW KS57C5532/P5532



# 2 ADDRESS SPACES

## **PROGRAM MEMORY (ROM)**

### **OVERVIEW**

ROM maps for the KS57C5532 are mask programmable at the factory. In its standard configuration, the device's  $32,768 \times 8$ -bit program memory has three areas that are directly addressable by the program counter (PC):

- 16-byte area for vector addresses
- 16-byte general-purpose area
- 96-byte instruction reference area
- 32,640-byte general-purpose area

### **General-Purpose Program Memory**

Two program memory areas are allocated for general-purpose use: One area is 16 bytes in size and the other is 32,640 bytes.

### **Vector Addresses**

A 16-byte vector address area is used to store the vector addresses required to execute system resets and interrupts. Start addresses for interrupt service routines are stored in this area, along with the values of the enable memory bank (EMB) and enable register bank (ERB) flags that are used to initialize the corresponding service routines. The 16-byte area can be used alternately as general-purpose ROM.

### **REF Instructions**

Locations 0020H–007FH are used as a reference area (look-up table) for 1-byte REF instructions. The REF instruction reduces the byte size of instruction operands. REF can reference one 2-byte instruction, two 1-byte instructions, and 3-byte instructions which are stored in the look-up table. Unused look-up table addresses can be used as general-purpose ROM.

**Table 2-1. Program Memory Address Ranges** 

ROM Area Function	Address Ranges	Area Size (in Bytes)
Vector address area	0000H-000FH	16
General-purpose program memory	0010H-001FH	16
REF instruction look-up table area	0020H-007FH	96
General-purpose program memory	0080H-7FFFH	32,640



### **GENERAL-PURPOSE MEMORY AREAS**

The 16-byte area at ROM locations 0010H–001FH and the 32,640-byte area at ROM locations 0080H–7FFFH are used as general-purpose program memory. Unused locations in the vector address area and REF instruction look-up table areas can be used as general-purpose program memory. However, care must be taken not to overwrite live data when writing programs that use special-purpose areas of the ROM.

### **VECTOR ADDRESS AREA**

The 16-byte vector address area of the ROM is used to store the vector addresses for executing system resets and interrupts. The starting addresses of interrupt service routines are stored in this area, along with the enable memory bank (EMB) and enable register bank (ERB) flag values that are needed to initialize the service routines. 16-byte vector addresses are organized as follows:

EMB	ERB	PC13	PC12	PC11	PC10	PC9	PC8
PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

To set up the vector address area for specific programs, use the insturction VENTn. The programming tips on the next page explain how to do this.




Figure 2-1. ROM Address Structure




Figure 2-2. Vector Address Map



# PROGRAMMING TIP — Defining Vectored Interrupts

The following examples show you several ways you can define the vectored interrupt and instruction reference areas in program memory:

1. When all vector interrupts are used:

ORG	0000H		
VENT0	1,0,RESET	;	EMB $\leftarrow$ 1, ERB $\leftarrow$ 0; Jump to RESET address by RESET
VENT1	0,0,INTB	;	EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INTB address INTB
VENT2	0,0,INT0	;	EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INT0 address INT0
VENT3	0,0,INT1	;	EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INT1 address INT1
VENT4	0,0,INTS	;	EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INTS address INTS
VENT5	0,0,INTT0	;	EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INTT0 address INTT0
VENT6	0,0,INTT1	;	EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INTT1 address INTT1
	VENT0 VENT1 VENT2 VENT3 VENT4 VENT5	VENTO 1,0,RESET VENT1 0,0,INTB VENT2 0,0,INT0 VENT3 0,0,INT1 VENT4 0,0,INTS VENT5 0,0,INTT0	VENTO 1,0,RESET ; VENT1 0,0,INTB ; VENT2 0,0,INTO ; VENT3 0,0,INT1 ; VENT4 0,0,INTS ; VENT5 0,0,INTTO ;

2. When a specific vectored interrupt such as INT0, and INTT0 is not used, the unused vector interrupt locations must be skipped with the assembly instruction ORG so that jumps will address the correct locations:

		ORG		0000H
;	VENT0 VENT1	1,0,RESET 0,0,INTB	;	EMB $\leftarrow$ 1, ERB $\leftarrow$ 0; Jump to RESET address by RESET EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INTB address by INTB
;	ORG	0006H	;	INT0 interrupt not used
;	VENT3 VENT4	0,0,INT1 0,0,INTS	;	EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INT1 address by INT1 EMB $\leftarrow$ 0, ERB $\leftarrow$ 0; Jump to INTS address by INTS
;	ORG	00C0H	;	INTT0 interrupt not used
;	VENT6	0,0,INTT1	;	$EMB  \leftarrow  0,  ERB  \leftarrow  0;  Jump \ to \ INTT1   address \ by \ INTT1$
;	ORG	0010H		



# PROGRAMMING TIP — Defining Vectored Interrupts (Continued)

3. If an INT0 interrupt is not used and if its corresponding vector interrupt area is not fully utilized, or if it is not written by a ORG instruction in Example 2, a CPU malfunction will occur:

```
0000H
ORG
VENT0
             1,0,RESET
                                   ; EMB \leftarrow 1, ERB \leftarrow 0; Jump to RESET address by RESET
                                       EMB \leftarrow 0, ERB \leftarrow 0; Jump to INTB address by INTB
VENT1
             0,0,INTB
                                   ; EMB \leftarrow 0, ERB \leftarrow 0; Jump to INT1 address INT1
VENT3
             0,0,INT1
                                   ; EMB \leftarrow 0, ERB \leftarrow 0; Jump to INTS address INTS
VENT4
             0,0,INTS
                                   ; EMB \leftarrow 0, ERB \leftarrow 0; Jump to INTT0 address INTT0
VENT5
             0,0,INTT0
VENT6
             0,0,INTT1
                                   ; EMB \leftarrow 0, ERB \leftarrow 0; Jump to INTT1 address INTT1
             0010H
ORG
General-purpose ROM area
```

In this example, when an INTS interrupt is generated, the corresponding vector area is not VENT4 INTS, but VENT5 INTT0. This causes an INTS interrupt to jump incorrectly to the INTT0 address and causes a CPU malfunction to occur.



### **INSTRUCTION REFERENCE AREA**

Using 1-byte REF instructions, you can easily reference instructions with larger byte sizes that are stored in addresses 0020H–007FH of program memory. This 96-byte area is called the REF instruction reference area, or look-up table. Locations in the REF look-up table may contain two 1-byte instructions, one 2-byte instruction, or one 3-byte instruction such as a JP (jump) or CALL. The starting address of the instruction you are referencing must always be an even number. To reference a JP or CALL instruction, it must be written to the reference area in a two-byte format: for JP, this format is TJP; for CALL, it is TCALL. In summary, there are three ways to the REF instruction:

By using REF instructions you can execute instructions larger than one byte. In summary, there are three ways you can use the REF instruction:

- Using the 1-byte REF instruction to execute one 2-byte or two 1-byte instructions,
- Branching to any location by referencing a branch instruction stored in the look-up table,
- Calling subroutines at any location by referencing a call instruction stored in the look-up table.

# PROGRAMMING TIP — Using the REF Look-up Table

Here is one example of how to use the REF instruction look-up table:

	ORG	0020H		
JMAIN KEYCK WATCH INCHL	TJP BTSF TCALL LD INCS	MAIN KEYFG CLOCK @HL,A HL	;	0, MAIN 1, KEYFG check 2, call CLOCK 3, (HL) ← A
ABC	LD ORG	EA,#00H 0080	;	47, EA ← #00H
, MAIN	NOP NOP •			
	REF REF REF REF	KEYCK JMAIN WATCH INCHL	;	BTSF KEYFG (1-byte instruction) KEYFG = 1, jump to MAIN (1-byte instruction) KEYFG = 0, call CLOCK (1-byte instruction) LD @HL,A INCS HL
	REF •	ABC	;	LD EA,#00H (1-byte instruction)
	•			



### **DATA MEMORY (RAM)**

### **OVERVIEW**

In its standard configuration, the  $1024 \times 4$ -bit data memory has four areas:

- 32 × 4-bit working register area
- 224 × 4-bit general-purpose area (also used as stack area)
- 3 × 256 × 4-bit general-purpose area
- 128 × 4-bit area for peripheral hardware

To make it easier to reference, the data memory area has three memory banks — bank 0, bank 1, bank 2, bank 3, and bank 15. The select memory bank instruction (SMB) is used to select the bank you want to select as working data memory. Data stored in RAM locations are 1-, 4-, and 8-bit addressable.

Initialization values for the data memory area are not defined by hardware and must therefore be initialized by program software following RESET. However, when RESET signal is generated in power-down mode, the most of data memory contents are held.




Figure 2-3. Data Memory (RAM) Map



### Memory Banks 0, 1, 2, 3, and 15

Bank 0	(000H-0FFH)	The lowest 32 nibbles of bank 0 (000H–01FH) are used as working registers; the next 224 nibbles (020H–0FFH) can be used both as stack area and as general-purpose data memory. Use the stack area for implementing subroutine calls and returns, and for interrupt processing.
Bank 1	(100H-1FFH)	The 256 nibbles of bank 1 (100H–1FFH) are for general-purpose use.
Bank 2	(200H-2FFH)	The 256 nibbles of bank 1 (200H–2FFH) are for general-purpose use.
Bank 3	(300H-3FFH)	The 256 nibbles of bank 1 (300H–3FFH) are for general-purpose use.
Bank 15	(F80H–FFFH)	The microcontroller uses bank 15 for memory-mapped peripheral I/O. Fixed RAM locations for each peripheral hardware register: the port latches, timers, peripherals controls, etc. are mapped into this area.

### **Data Memory Addressing Modes**

The enable memory bank (EMB) flag controls the addressing mode for data memory banks 0, 1, 2, 3, or 15. When the EMB flag is logic zero, the addressable area is restricted to specific locations, depending on whether direct or indirect addressing is used. With direct addressing, you can access locations 000H–07FH of bank 0 and bank 15. With indirect addressing, only bank 0 (000H–0FFH) can be accessed. When the EMB flag is set to logic one, all five data memory banks can be accessed according to the current SMB value.

For 8-bit addressing, two 4-bit registers are addressed as a register pair. Also, when using 8-bit instructions to address RAM locations, remember to use the even-numbered register address as the instruction operand.

### **Working Registers**

The RAM working register area in data memory bank 0 is further divided into four *register* banks (bank 0, 1, 2, and 3). Each register bank has eight 4-bit registers and paired 4-bit registers are 8-bit addressable.

Register A is used as a 4-bit accumulator and register pair EA as an 8-bit extended accumulator. The carry flag bit can also be used as a 1-bit accumulator. Register pairs WX, WL, and HL are used as address pointers for indirect addressing. To limit the possibility of data corruption due to incorrect register addressing, it is advisable to use register bank 0 for the main program and banks 1, 2, and 3 for interrupt service routines.



Table 2-2. Data Memory Organization and Addressing

Addresses	Register Areas	Bank	EMB Value	SMB Value
000H-01FH	Working registers	0	0, 1	0
020H-0FFH	Stack and general-purpose registers			
100H-1FFH	General-purpose registers	1	1	1
200H-2FFH	General-purpose registers	2	1	2
300H-3FFH	General-purpose registers	3	1	3
F80H-FFFH	Peripheral hardware registers	15	0, 1	15

# PROGRAMMING TIP — Clearing Data Memory Banks 0 and 1

Clear banks 0 and 1 of the data memory area:

RAMCLR RMCL1	SMB LD LD LD INCS JR	1 HL,#00H A,#0H @HL,A HL RMCL1	;	RAM (100H–1FFH) clear
; RMCL0	SMB LD LD INCS JR	0 HL,#10H @HL,A HL RMCL0	;	RAM (010H–0FFH) clear



### **WORKING REGISTERS**

Working registers, mapped to RAM address 000H–01FH in data memory bank 0, are used to temporarily store intermediate results during program execution, as well as pointer values used for indirect addressing. Unused registers may be used as general-purpose memory. Working register data can be manipulated as 1-bit units, 4-bit units or, using paired registers, as 8-bit units.




Figure 2-4. Working Register Map

### **Working Register Banks**

For addressing purposes, the working register area is divided into four register banks — bank 0, bank 1, bank 2, and bank 3. Any one of these banks can be selected as the working register bank by the register bank selection instruction (SRB n) and by setting the status of the register bank enable flag (ERB).

Generally, working register bank 0 is used for the main program, and banks 1, 2, and 3 for interrupt service routines. Following this convention helps to prevent possible data corruption during program execution due to contention in register bank addressing.

ERB Setting	SRB Settings				Selected Register Bank
	3	2	1	0	
0	0	0	х	Х	Always set to bank 0
			0	0	Bank 0
1	0	0	0	1	Bank 1
			1	0	Bank 2
			1	1	Bank 3

Table 2-3. Working Register Organization and Addressing

NOTE: 'x' means don't care.

### **Paired Working Registers**

Each of the register banks is subdivided into eight 4-bit registers. These registers, named Y, Z, W, X, H, L, E and A, can either be manipulated individually using 4-bit instructions, or together as register pairs for 8-bit data manipulation.

The names of the 8-bit register pairs in each register bank are EA, HL, WX, YZ and WL. Registers A, L, X and Z always become the lower nibble when registers are addressed as 8-bit pairs. This makes a total of eight 4-bit registers or four 8-bit double registers in each of the four working register banks.




Figure 2-5. Register Pair Configuration



### **Special-Purpose Working Registers**

Register A is used as a 4-bit accumulator and double register EA as an 8-bit accumulator. The carry flag can also be used as a 1-bit accumulator.

8-bit double registers WX, WL and HL are used as data pointers for indirect addressing. When the HL register serves as a data pointer, the instructions LDI, LDD, XCHI, and XCHD can make very efficient use of working registers as program loop counters by letting you transfer a value to the L register and increment or decrement it using a single instruction.




Figure 2-6. 1-Bit, 4-Bit, and 8-Bit Accumulator

### **Recommendation for Multiple Interrupt Processing**

If more than four interrupts are being processed at one time, you can avoid possible loss of working register data by using the PUSH RR instruction to save register contents to the stack before the service routines are executed in the same register bank. When the routines have executed successfully, you can restore the register contents from the stack to working memory using the POP instruction.

# PROGRAMMING TIP — Selecting the Working Register Area

The following examples show the correct programming method for selecting working register area:

1. When ERB = "0":

```
VENT2
            1,0,INT0
                                                ; EMB \leftarrow 1, ERB \leftarrow 0, Jump to INT0 address
INT0
            PUSH
                        SB
                                                  PUSH current SMB, SRB
            SRB
                        2
                                                  Instruction does not execute because ERB = "0"
            PUSH
                        HL
                                                  PUSH HL register contents to stack
            PUSH
                        WX
                                                  PUSH WX register contents to stack
            PUSH
                        YΖ
                                                  PUSH YZ register contents to stack
            PUSH
                        EΑ
                                                  PUSH EA register contents to stack
            SMB
                        0
            LD
                        EA,#00H
            LD
                        80H,EA
                        HL,#40H
            LD
            INCS
                        HL
                        WX,EA
            LD
            LD
                        YZ,EA
            POP
                        EΑ
                                                ; POP EA register contents from stack
                                                : POP YZ register contents from stack
            POP
                        YΖ
            POP
                        WX
                                                ; POP WX register contents from stack
            POP
                        HL
                                                  POP HL register contents from stack
            POP
                        SB
                                                  POP current SMB, SRB
            IRET
```

The POP instructions execute alternately with the PUSH instructions. If an SMB n instruction is used in an interrupt service routine, a PUSH and POP SB instruction must be used to store and restore the current SMB and SRB values, as shown in Example 2 below.

```
2. When ERB = "1":
```

```
VENT2
            1,1,INT0
                                                 ; EMB \leftarrow 1, ERB \leftarrow 1, Jump to INT0 address
INT0
            PUSH
                        SB
                                                   Store current SMB, SRB
                                                   Select register bank 2 because of ERB = "1"
            SRB
                        2
            SMB
                        0
            LD
                        EA,#00H
            LD
                        80H,EA
            LD
                        HL,#40H
            INCS
                        HL
            LD
                        WX,EA
            LD
                        YZ.EA
            POP
                        SB
                                                 ; Restore SMB, SRB
            IRET
```



### STACK OPERATIONS

### **STACK POINTER (SP)**

The stack pointer (SP) is an 8-bit register that stores the address used to access the stack, an area of data memory set aside for temporary storage of stack addresses. The SP can be read or written by 8-bit control instructions. When addressing the SP, bit 0 must always remain cleared to logic zero.

F80H	SP3	SP2	SP1	"0"
F81H	SP7	SP6	SP5	SP4

There are two basic stack operations: writing to the top of the stack (push), and reading from the top of the stack (pop). A push decrements the SP and a pop increments it so that the SP always points to the top address of the last data to be written to the stack.

The program counter contents and program status word are stored in the stack area prior to the execution of a CALL or a PUSH instruction, or during interrupt service routines. Stack operation is a LIFO (Last In-First Out) type. The stack area is located in general-purpose data memory bank 0.

During an interrupt or a subroutine, the PC value and the PSW are saved to the stack area. When the routine has completed, the stack pointer is referenced to restore the PC and PSW, and the next instruction is executed.

The SP can address stack registers in bank 0 (addresses 000H-0FFH) regardless of the current value of the enable memory bank (EMB) flag and the select memory bank (SMB) flag. Although general-purpose register areas can be used for stack operations, be careful to avoid data loss due to simultaneous use of the same register(s).

Since the reset value of the stack pointer is not defined in firmware, we recommend that you initialize the stack pointer by program code to location 00H. This sets the first register of the stack area to 0FFH.

### **NOTE**

A subroutine call occupies six nibbles in the stack; an interrupt requires six. When subroutine nesting or interrupt routines are used continuously, the stack area should be set in accordance with the maximum number of subroutine levels. To do this, estimate the number of nibbles that will be used for the subroutines or interrupts and set the stack area correspondingly.

# PROGRAMMING TIP — Initializing the Stack Pointer

To initialize the stack pointer (SP):

1. When EMB = "1":

SMB 15 ; Select memory bank 15

LD EA,#00H ; Bit 0 of accumulator A is always cleared to "0" LD SP,EA ; Stack area initial address (0FFH)  $\leftarrow$  (SP) - 1

2. When EMB = "0":

LD EA,#00H

LD SP,EA ; Memory addressing area (00H–7FH, F80H–FFFH)

### **PUSH OPERATIONS**

Three kinds of push operations reference the stack pointer (SP) to write data from the source register to the stack: PUSH instructions, CALL instructions, and interrupts. In each case, the SP is *decremented* by a number determined by the type of push operation and then points to the next available stack location.

#### **PUSH Instructions**

A PUSH instruction references the SP to write two 4-bit data nibbles to the stack. Two 4-bit stack addresses are referenced by the stack pointer: one for the upper register value and another for the lower register. After the PUSH has executed, the SP is decremented by two and points to the next available stack location.

#### **CALL Instructions**

When a subroutine call is issued, the CALL instruction references the SP to write the PC's contents to six 4-bit stack locations. Current values for the enable memory bank (EMB) flag and the enable register bank (ERB) flag are also pushed to the stack. Since six 4-bit stack locations are used per CALL, you may nest subroutine calls up to the number of levels permitted in the stack.

### **Interrupt Routines**

An interrupt routine references the SP to push the contents of the PC and the program status word (PSW) to the stack. Six 4-bit stack locations are used to store this data. After the interrupt has executed, the SP is decremented *by six* and points to the next available stack location. During an interrupt sequence, subroutines may be nested up to the number of levels which are permitted in the stack area.




Figure 2-7. Push-Type Stack Operations



### **POP OPERATIONS**

For each push operation there is a corresponding pop operation to write data from the stack back to the source register or registers: for the PUSH instruction it is the POP instruction; for CALL, the instruction RET or SRET; for interrupts, the instruction IRET. When a pop operation occurs, the SP is *incremented* by a number determined by the type of operation and points to the next free stack location.

### **POP Instructions**

A POP instruction references the SP to write data stored in two 4-bit stack locations back to the register pairs and SB register. The value of the lower 4-bit register is popped first, followed by the value of the upper 4-bit register. After the POP has executed, the SP is incremented by two and points to the next free stack location.

### **RET and SRET Instructions**

The end of a subroutine call is signaled by the return instruction, RET or SRET. The RET or SRET uses the SP to reference the six 4-bit stack locations used for the CALL and to write this data back to the PC, the EMB, and the ERB. After the RET or SRET has executed, the SP is incremented *by six* and points to the next free stack location.

#### **IRET Instructions**

The end of an interrupt sequence is signaled by the instruction IRET. IRET references the SP to locate the six 4-bit stack addresses used for the interrupt and to write this data back to the PC and the PSW. After the IRET has executed, the SP is incremented *by six* and points to the next free stack location.




Figure 2-8. Pop-Type Stack Operations

# **BIT SEQUENTIAL CARRIER (BSC)**

The bit sequential carrier (BSC) is a 8-bit general register that can be manipulated using 1-, 4-, and 8-bit RAM control instructions. RESET clears all BSC bit values to logic zero.

Using the BSC, you can specify sequential addresses and bit locations using 1-bit indirect addressing (memb.@L). (Bit addressing is independent of the current EMB value.) In this way, programs can process 16-bit data by moving the bit location sequentially and then incrementing or decrementing the value of the L register.

BSC data can also be manipulated using direct addressing.

If the values of the L register are 0H at BSC2.@L, the address and bit location assignment is FC0H.0. If the L register content is 8H at BSC2.@L, the address and bit location assignment is FC3H.3.

Name	Address	Bit 3	Bit 2	Bit 1	Bit 0
BSC0	FC0H	BSC0.3	BSC0.2	BSC0.1	BSC0.0
BSC1	FC1H	BSC1.3	BSC1.2	BSC1.1	BSC1.0
BSC2	FC2H	BSC2.3	BSC2.2	BSC2.1	BSC2.0
BSC3	FC3H	BSC3.3	BSC3.2	BSC3.1	BSC3.0

**Table 2-4. BSC Register Organization** 

# PROGRAMMING TIP — Using the BSC Register to Output 16-Bit Data

To use the bit sequential carrier (BSC) register to output 8-bit data (59H) to the P2.3 pin:

	BITS	EMB	
	SMB	15	
	LD	EA,#37H	
	LD	BSCO,EA	; BSCO $\leftarrow$ A, BSC1 $\leftarrow$ E
	LD	EA,#59H	,
	LD	BSC2,EA	; BSC2 $\leftarrow$ A, BSC3 $\leftarrow$ E
	SMB	0	
	LD	L,#0H	•
AGN	LDB	C,BSC0.@L	,
	LDB	P2.3,C	; P2.3 ← C
	INCS	L	
	JR	AGN	
	RET		



### **PROGRAM COUNTER (PC)**

A 15-bit program counter (PC) stores addresses for instruction fetches during program execution. Whenever a reset operation or an interrupt occurs, bits PC13 through PC0 are set to the vector address.

Usually, the PC is incremented by the number of bytes of the instruction being fetched. One exception is the 1-byte REF instruction which is used to reference instructions stored in the ROM.

### PROGRAM STATUS WORD (PSW)

The program status word (PSW) is an 8-bit word that defines system status and program execution status and which permits an interrupted process to resume operation after an interrupt request has been serviced. PSW values are mapped as follows:

FB0H	IS1	IS0	EMB	ERB
FB1H	С	SC2	SC1	SC0

The PSW can be manipulated by 1-bit or 4-bit read/write and by 8-bit read instructions, depending on the specific bit or bits being addressed. The PSW can be addressed during program execution regardless of the current value of the enable memory bank (EMB) flag.

Part or all of the PSW is saved to stack prior to execution of a subroutine call or hardware interrupt. After the interrupt has been processed, the PSW values are popped from the stack back to the PSW address.

When a RESET is generated, the EMB and ERB values are set according to the RESET vector address, and the carry flag is left undefined (or the current value is retained). PSW bits IS0, IS1, SC0, SC1, and SC2 are all cleared to logical zero.

Table 2-5. Program Status Word Bit Descriptions

PSW Bit Identifier	Description	Bit Addressing	Read/Write
IS1, IS0	Interrupt status flags	1, 4	R/W
EMB	Enable memory bank flag	1	R/W
ERB	Enable register bank flag	1	R/W
С	Carry flag	1	R/W
SC2, SC1, SC0	Program skip flags	8	R

### **INTERRUPT STATUS FLAGS (ISO, IS1)**

PSW bits IS0 and IS1 contain the current interrupt execution status values. You can manipulate IS0 and IS1 flags directly using 1-bit RAM control instructions

By manipulating interrupt status flags in conjunction with the interrupt priority register (IPR), you can process multiple interrupts by anticipating the next interrupt in an execution sequence. The interrupt priority control circuit determines the ISO and IS1 settings in order to control multiple interrupt processing. When both interrupt status flags are set to "0", all interrupts are allowed. The priority with which interrupts are processed is then determined by the IPR.

When an interrupt occurs, ISO and IS1 are pushed to the stack as part of the PSW and are automatically incremented to the next status. Then, when the interrupt service routine ends with an IRET instruction, ISO and IS1 values are restored to the PSW. Table 2-6 shows the effects of ISO and IS1 flag settings.

IS1 Value	IS0 Value	Status of Currently Executing Process	Effect of IS0 and IS1 Settings on Interrupt Request Control
0	0	0	All interrupt requests are serviced
0	1	1	Only high-priority interrupt as determined in the interrupt priority register (IPR) is serviced
1	0	2	No more interrupt requests are serviced
1	1	_	Not applicable; these bit settings are undefined

Table 2-6. Interrupt Status Flag Bit Settings

Since interrupt status flags can be addressed by write instructions, programs can exert direct control over interrupt processing status. Before interrupt status flags can be addressed, however, you must first execute a DI instruction to inhibit additional interrupt routines. When the bit manipulation has been completed, execute an EI instruction to re-enable interrupt processing.

# PROGRAMMING TIP — Setting ISx Flags for Interrupt Processing

The following instruction sequence shows how to use the ISO and IS1 flags to control interrupt processing:

BITS ISO ; Allow interrupts according to IPR priority level

EI ; Enable interrupt



### **EMB FLAG (EMB)**

The EMB flag is used to enable whether the memory bank selected by SMB register is to be valid or not. In this way, it controls the addressing mode for data memory banks 0, 1, or 15.

When the EMB flag is "0", the data memory address space is restricted to bank 15 and addresses 000H–07FH of memory bank 0, regardless of the SMB register contents. When the EMB flag is set to "1", the general-purpose areas of bank 0, 1, and 15 can be accessed by using the appropriate SMB value.

### PROGRAMMING TIP — Using the EMB Flag to Select Memory Banks

EMB flag settings for memory bank selection:

1. When EMB = "0":

```
SMB
                                     : Non-essential instruction since EMB = "0"
            A,#9H
LD
            90H,A
LD
                                    ; (F90H) ← A, bank 15 is selected
            34H,A
LD
                                       (034H) ← A, bank 0 is selected
                                    ; Non-essential instruction since EMB = "0"
SMB
            0
                                    ; (F90H) ← A, bank 15 is selected
LD
            90H,A
                                    ; (034H) ← A, bank 0 is selected
LD
            34H,A
                                    ; Non-essential instruction, since EMB = "0"
SMB
            15
                                    ; (020H) ← A, bank 0 is selected
LD
            20H,A
                                     ; (F90H) ← A, bank 15 is selected
            90H,A
LD
```

2. When EMB = "1":

```
SMB
                                     ; Select memory bank 1
            A,#9H
LD
            90H,A
LD
                                     ; (190H) ← A, bank 1 is selected
LD
            34H,A
                                     ; (134H) ← A, bank 1 is selected
SMB
                                     ; Select memory bank 0
            90H,A
LD
                                     ; (090H) ← A, bank 0 is selected
                                     ; (034H) ← A, bank 0 is selected
LD
            34H,A
SMB
                                     ; Select memory bank 15
            15
LD
            20H,A
                                     ; Program error, but assembler does not detect it
LD
            90H,A
                                     ; (F90H) \leftarrow A, bank 15 is selected
```



### **ERB FLAG (ERB)**

The 1-bit register bank enable flag (ERB) determines the range of addressable working register area. When the ERB flag is "1", the working register area from register banks 0 to 3 is selected according to the register bank selection register (SRB). When the ERB flag is "0", register bank 0 is the selected working register area, regardless of the current value of the register bank selection register (SRB).

When an internal RESET is generated, bit 6 of program memory address 0000H is written to the ERB flag. This automatically initializes the flag. When a vectored interrupt is generated, bit 6 of the respective address table in program memory is written to the ERB flag, setting the correct flag status before the interrupt service routine is executed.

During the interrupt routine, the ERB value is automatically pushed to the stack area along with the other PSW bits. Afterwards, it is popped back to the FB0H.0 bit location in the PSW. The initial ERB flag settings for each vectored interrupt are defined using VENTn instructions.

# PROGRAMMING TIP — Using the ERB Flag to Select Register Banks

ERB flag settings for register bank selection:

1. When ERB = "0":

```
SRB
            1
                                      Register bank 0 is selected (since ERB = "0", the
                                      SRB is configured to bank 0)
LD
            EA,#34H
                                      Bank 0 EA ← #34H
                                      Bank 0 HL ← EA
LD
           HL,EA
SRB
                                      Register bank 0 is selected
                                      Bank 0 YZ ← EA
LD
            YZ,EA
SRB
                                      Register bank 0 is selected
            3
LD
            WX,EA
                                      Bank 0 WX ← EA
```

2. When ERB = "1":

```
SRB
                                     Register bank 1 is selected
           EA,#34H
LD
                                     Bank 1 EA ← #34H
LD
           HL,EA
                                     Bank 1 HL ← Bank 1 EA
SRB
           2
                                     Register bank 2 is selected
                                     Bank 2 YZ ← BANK2 EA
LD
           YZ,EA
SRB
                                     Register bank 3 is selected
           3
LD
           WX,EA
                                     Bank 3 WX ← Bank 3 EA
```



### SKIP CONDITION FLAGS (SC2, SC1, SC0)

The skip condition flags SC2, SC1, and SC0 indicate the current program skip conditions and are set and reset automatically during program execution. Skip condition flags can only be addressed by 8-bit read instructions. Direct manipulation of the SC2, SC1, and SC0 bits is not allowed.

### **CARRY FLAG (C)**

The carry flag is used to save the result of an overflow or borrow when executing arithmetic instructions involving a carry (ADC, SBC). The carry flag can also be used as a 1-bit accumulator for performing Boolean operations involving bit-addressed data memory.

If an overflow or borrow condition occurs when executing arithmetic instructions with carry (ADC, SBC), the carry flag is set to "1". Otherwise, its value is "0". When a RESET occurs, the current value of the carry flag is retained during power-down mode, but when normal operating mode resumes, its value is undefined.

The carry flag can be directly manipulated by predefined set of 1-bit read/write instructions, independent of other bits in the PSW. Only the ADC and SBC instructions, and the instructions listed in Table 2–7, affect the carry flag.

Operation Type	Instructions	Carry Flag Manipulation		
Direct manipulation	SCF	Set carry flag to "1"		
	RCF	Clear carry flag to "0" (reset carry flag)		
	CCF	Invert carry flag value (complement carry flag)		
	BTST C	Test carry and skip if C = "1"		
Bit transfer	LDB (operand) (1),C	Load carry flag value to the specified bit		
	LDB C,(operand) (1)	Load contents of the specified bit to carry flag		
Boolean manipulation	BAND C,(operand) (1)	AND the specified bit with contents of carry flag and save the result to the carry flag		
	BOR C,(operand) (1)	OR the specified bit with contents of carry flag and save the result to the carry flag		
	BXOR C,(operand) (1)	XOR the specified bit with contents of carry flag and save the result to the carry flag		
Interrupt routine	INTn (2)	Save carry flag to stack with other PSW bits		
Return from interrupt	IRET	Restore carry flag from stack with other PSW bits		

**Table 2-7. Valid Carry Flag Manipulation Instructions** 

### NOTES:

- 1. The operand has three bit addressing formats: mema.a, memb.@L, and @H + DA.b.
- 2. 'INTn' refers to the specific interrupt being executed and is not an instruction.

# PROGRAMMING TIP — Using the Carry Flag as a 1-Bit Accumulator

1. Set the carry flag to logic one:

 $SCF \hspace{1cm} ; \hspace{1cm} C \leftarrow \hspace{1cm} 1$ 

LD EA,#0C3H ; EA  $\leftarrow$  #0C3H LD HL,#0AAH ; HL  $\leftarrow$  #0AAH

ADC EA,HL ; EA  $\leftarrow$  #0C3H + #0AAH + #1H, C  $\leftarrow$  1

2. Logical-AND bit 3 of address 3FH with P3.3 and output the result to P5.0:

LD H,#3H ; Set the upper four bits of the address to the H register

value

LDB P5.0,C ; Output result from carry flag to P5.0



KS57C5532/P5532 ADDRESSING MODES

3

# **ADDRESSING MODES**

### **OVERVIEW**

The enable memory bank flag, EMB, controls the two addressing modes for data memory. When the EMB flag is set to logic one, you can address the entire RAM area; when the EMB flag is cleared to logic zero, the addressable area in the RAM is restricted to specific locations.


The EMB flag works in connection with the select memory bank instruction, SMBn. You will recall that the SMBn instruction is used to select RAM bank 0, 1, 2, 3, or 15. The SMB setting is always contained in the upper four bits of a 12-bit RAM address. For this reason, both addressing modes (EMB = "0" and EMB = "1") apply specifically to the memory bank indicated by the SMB instruction, and any restrictions to the addressable area within banks 0, 1, 2, 3, or 15. Direct and indirect 1-bit, 4-bit, and 8-bit addressing methods can be used. Several RAM locations are addressable at all times, regardless of the current EMB flag setting.

Here are a few guidelines to keep in mind regarding data memory addressing:

- When you address peripheral hardware locations in bank 15, the mnemonic for the memory-mapped hardware component can be used as the operand in place of the actual address location.
- Always use an even-numbered RAM address as the operand in 8-bit direct and indirect addressing.
- With direct addressing, use the RAM address as the instruction operand; with indirect addressing, the instruction specifies a register which contains the operand's address.



ADDRESSING MODES KS57C5532/P5532



#### NOTES:

- 1. 'X' means don't care.
- 2. Blank columns indicate RAM areas that are not addressable, given the addressing method and enable memory bank (EMB) flag setting shown in the column headers.

Figure 3-1. RAM Address Structure



KS57C5532/P5532 ADDRESSING MODES

#### **EMB AND ERB INITIALIZATION VALUES**

The EMB and ERB flag bits are set automatically by the values of the RESET vector address and the interrupt vector address. When a RESET is generated internally, bit 7 of program memory address 0000H is written to the EMB flag, initializing it automatically. When a vectored interrupt is generated, bit 7 of the respective vector address table is written to the EMB. This automatically sets the EMB flag status for the interrupt service routine. When the interrupt is serviced, the EMB value is automatically saved to stack and then restored when the interrupt routine has completed.

At the beginning of a program, the initial EMB and ERB flag values for each vectored interrupt must be set by using VENT instruction. The EMB and ERB can be set or reset by bit manipulation instructions (BITS, BITR) despite the current SMB setting.

#### PROGRAMMING TIP — Initializing the EMB and ERB Flags

The following assembly instructions show how to initialize the EMB and ERB flag settings:

ORG 0000H ; ROM address assignment VENT0 1,0,RESET ; EMB  $\leftarrow$  1, ERB  $\leftarrow$  0, branch RESET VENT1 0,1,INTB ; EMB  $\leftarrow$  0, ERB  $\leftarrow$  1, branch INTB VENT2 0,1,INT0 ; EMB  $\leftarrow$  0, ERB  $\leftarrow$  1, branch INT0 VENT3 0,1,INT1 ; EMB  $\leftarrow$  0, ERB  $\leftarrow$  1, branch INT1 VENT4 0,1,INTS ; EMB  $\leftarrow$  0, ERB  $\leftarrow$  1, branch INTS VENT5 0,1,INTT0 ; EMB  $\leftarrow$  0, ERB  $\leftarrow$  1, branch INTT0 VENT6 0,1,INTT1 ; EMB  $\leftarrow$  0, ERB  $\leftarrow$  1, branch INTT1

•

RESET BITR EMB



ADDRESSING MODES KS57C5532/P5532

#### **ENABLE MEMORY BANK SETTINGS**

#### FMB = "1"

When the enable memory bank flag EMB is set to logic one, you can address the data memory bank specified by the select memory bank (SMB) value (0, 1, 2, 3, or 15) using 1-, 4-, or 8-bit instructions. You can use both direct and indirect addressing modes. The addressable RAM areas when EMB = "1" are as follows:

If SMB = 0, 000H–0FFH
 If SMB = 1, 100H–1FFH
 If SMB = 2, 200H–2FFH
 If SMB = 3, 300H–3FFH
 If SMB = 15, F80H–FFFH

#### EMB = "0"

When the enable memory bank flag EMB is set to logic zero, the addressable area is defined independently of the SMB value, and is restricted to specific locations depending on whether a direct or indirect address mode is used.

If EMB = "0", the addressable area is restricted to locations 000H–07FH in bank 0 and to locations F80H–FFFH in bank 15 for direct addressing. For indirect addressing, only locations 000H–0FFH in bank 0 are addressable, regardless of SMB value.

To address the peripheral hardware register (bank 15) using indirect addressing, the EMB flag must first be set to "1" and the SMB value to "15". When a RESET occurs, the EMB flag is set to the value contained in bit 7 of ROM address 0000H.

#### **EMB-Independent Addressing**

At any time, several areas of the data memory can be addressed independently of the current status of the EMB flag. These exceptions are described in Table 3-1.

Table 3-1. RAM Addressing not Affected by the EMB Value

Address	Addressing Method	Affected Hardware	Program Examples
000H-0FFH	4-bit indirect addressing using WX and WL register pairs; 8-bit indirect addressing using SP	Not applicable	LD A,@WX PUSH POP
FB0H–FBFH FF0H–FFFH	1-bit direct addressing	PSW, IEx, IRQx, I/O	BITS EMB BITR IE4
FC0H-FFFH	1-bit indirect addressing using the L register	I/O	BAND C,P3.@L



KS57C5532/P5532 ADDRESSING MODES

#### **SELECT BANK REGISTER (SB)**

The select bank register (SB) is used to assign the memory bank and register bank. The 8-bit SB register consists of the 4-bit select register bank register (SRB) and the 4-bit select memory bank register (SMB), as shown in Figure 3-2.

During interrupts and subroutine calls, SB register contents can be saved to stack in 8-bit units by the PUSH SB instruction. You later restore the value to the SB using the POP SB instruction.



Figure 3-2. SMB and SRB Values in the SB Register

#### Select Register Bank (SRB) Instruction

The select register bank (SRB) value specifies which register bank is to be used as a working register bank. The SRB value is set by the 'SRB n' instruction, where n = 0, 1, 2, 3.

One of the four register banks is selected by the combination of ERB flag status and the SRB value that is set using the 'SRB n' instruction. The current SRB value is retained until another register is requested by program software. PUSH SB and POP SB instructions are used to save and restore the contents of SRB during interrupts and subroutine calls. RESET clears the 4-bit SRB value to logic zero.

#### Select Memory Bank (SMB) Instruction

To select one of the four available data memory banks, you must execute an SMB n instruction specifying the number of the memory bank you want (0, 1, 2, 3, or 15). For example, the instruction 'SMB 1' selects bank 1 and 'SMB 15' selects bank 15. (And remember to enable the selected memory bank by making the appropriate EMB flag setting.

The upper four bits of the 12-bit data memory address are stored in the SMB register. If the SMB value is not specified by software (or if a RESET does not occur) the current value is retained. RESET clears the 4-bit SMB value to logic zero.

The PUSH SB and POP SB instructions save and restore the contents of the SMB register to and from the stack area during interrupts and subroutine calls.



ADDRESSING MODES KS57C5532/P5532

#### **DIRECT AND INDIRECT ADDRESSING**

1-bit, 4-bit, and 8-bit data stored in data memory locations can be addressed directly using a specific register or bit address as the instruction operand.

Indirect addressing specifies a memory location that contains the required direct address. The KS57 instruction set supports 1-bit, 4-bit, and 8-bit indirect addressing. For 8-bit indirect addressing, an even-numbered RAM address must always be used as the instruction operand.

#### 1-BIT ADDRESSING

Table 3-2. 1-Bit Direct and Indirect RAM Addressing

Operand Notation	Addressing Mode Description	EMB Flag Setting	Addressable Area	Memory Bank	Hardware I/O Mapping
DA.b	Direct: bit is indicated by the	0	000H-07FH	Bank 0	_
	RAM address (DA), memory bank selection, and specified bit number (b).		F80H-FFFH	Bank 15	All 1-bit addressable peripherals (SMB = 15)
		1	000H-FFFH	SMB = 0, 1, 2, 3, 15	
mema.b	Direct: bit is indicated by addressable area (mema) and bit number (b).	Х	FB0H–FBFH FF0H–FFFH	Bank 15	IS0, IS1, EMB, ERB, IEx, IRQx, Pn.n
memb.@L	Indirect: lower two bits of register L is indicated by the upper 10 bits of RAM area (memb) and the upper two bits of register L.	х	FC0H-FFFH	Bank 15	BSCn.x Pn.n
@H + DA.b	Indirect: bit is indicated by the lower four bits of the address (DA), memory bank selection, and the H register identifier.	0	000H-0FFH	Bank 0	All 1-bit addressable peripherals (SMB = 15)
		1	000H-FFFH	SMB = 0, 1, 2, 3, 15	

**NOTE:** x = not applicable.



KS57C5532/P5532 ADDRESSING MODES

#### PROGRAMMING TIP — 1-Bit Addressing Modes

#### 1-Bit Direct Addressing

```
1. If EMB = "0":
AFLAG
           EQU
                      34H.3
BFLAG
           EQU
                      85H.3
CFLAG
           EQU
                      0BAH.0
           SMB
           BITS
                      AFLAG
                                             ; 34H.3 ← 1
                                             ; F85H.3 (BMOD.3) ← 1
           BITS
                      BFLAG
           BTST
                      CFLAG
                                            ; If FBAH.0 (IRQW) = 1, skip
                                            ; Else if, FBAH.0 (IRQW) = 0, F85H.3 (BMOD.3) \leftarrow 1
           BITS
                      BFLAG
           BITS
                      P3.0
                                             ; FF3H.0 (P3.0) ← 1
2. If EMB = "1":
AFLAG
           EQU
                      34H.3
BFLAG
           EQU
                      85H.3
CFLAG
           EQU
                      0BAH.0
           SMB
                      AFLAG
           BITS
                                             ; 34H.3 ← 1
                                             ; 85H.3 ← 1
                      BFLAG
           BITS
                                             ; If 0BAH.0 = 1, skip
           BTST
                      CFLAG
           BITS
                      BFLAG
                                             ; Else if 0BAH.0 = 0, 085H.3 \leftarrow 1
           BITS
                      P3.0
                                             ; FF3H.0 (P3.0) ← 1
1-Bit Indirect Addressing
1. If EMB = "0":
AFLAG
           EQU
                      34H.3
           EQU
BFLAG
                      85H.3
CFLAG
           EQU
                      0BAH.0
           SMB
           LD
                      H,#0BH
                                            ; H ← #0BH
                                            ; If 0BAH.0 = 1, 0BAH.0 \leftarrow 0 and skip
           BTSTZ
                      @H+CFLAG
           BITS
                      CFLAG
                                             ; Else if 0BAH.0 = 0, FBAH.0 (IRQW) \leftarrow 1
2. If EMB = "1":
AFLAG
           EQU
                      34H.3
BFLAG
           EQU
                      85H.3
```

; H ← #0BH

; If 0BAH.0 = 1,  $0BAH.0 \leftarrow 0$  and skip

; Else if 0BAH.0 = 0,  $0BAH.0 \leftarrow 1$ 



EQU

SMB

BTSTZ

**BITS** 

LD

0BAH.0

H,#0BH

CFLAG

@H+CFLAG

**CFLAG** 

ADDRESSING MODES KS57C5532/P5532

#### **4-BIT ADDRESSING**

Table 3-3. 4-Bit Direct and Indirect RAM Addressing

Operand Notation	Addressing Mode Description	EMB Flag Setting	Addressable Area	Memory Bank	Hardware I/O Mapping
DA	Direct: 4-bit address indicated	0	000H-07FH	Bank 0	_
	by the RAM address (DA) and the memory bank selection		F80H-FFFH	Bank 15	All 4-bit addressable peripherals
		1	000H-FFFH	SMB = 0, 1, 2, 3, 15	(SMB = 15)
@HL	Indirect: 4-bit address indicated by the memory bank selection and register HL	0	000H-0FFH	Bank 0	_
		1	000H-FFFH	SMB = 0, 1, 2, 3, 15	All 4-bit addressable peripherals (SMB = 15)
@WX	Indirect: 4-bit address indicated by register WX	х	000H-0FFH	Bank 0	-
@WL	Indirect: 4-bit address indicated by register WL	х	000H-0FFH	Bank 0	

**NOTE:** x = not applicable.

#### PROGRAMMING TIP — 4-Bit Addressing Modes

#### 4-Bit Direct Addressing

1. If EMB = "0": **ADATA** EQU 46H **BDATA** EQU 8EH ; Non-essential instruction, since EMB = "0" SMB 15 LD A,P3 ; A ← (P3) ; Non-essential instruction, since EMB = "0" SMB 0 LD ADATA,A ; (046H) ← A ; (F8EH) ← A LD BDATA,A 2. If EMB = "1": ADATA EQU 46H **BDATA** EQU 8EH SMB 15 A,P3 LD ; A ← (P3) SMB 0 ADATA,A ; (046H) ← A LD LD BDATA,A ;  $(08EH) \leftarrow A$ 



KS57C5532/P5532 ADDRESSING MODES

## PROGRAMMING TIP — 4-Bit Addressing Modes (Continued)

#### 4-Bit Indirect Addressing (Example 1)

1. If EMB = "0", compare bank 0 locations 040H–046H with bank 0 locations 060H–066H:

**ADATA** EQU 46H **BDATA** EQU 66H SMB ; Non-essential instruction, since EMB = "0" LD HL,#BDATA LD WX,#ADATA ; A  $\leftarrow$  bank 0 (040H–046H) **COMP** LD A,@WL CPSE ; If bank 0 (060H-066H) = A, skip A,@HL SRET DECS COMP JR **RET** 

2. If EMB = "1", compare bank 0 locations 040H-046H to bank 1 locations 160H-166H:

ADATA EQU 46H
BDATA EQU 66H
SMB 1
LD HL,#BDATA
LD WX,#ADATA
COMP LD A,@WL

A,@WL ;  $A \leftarrow bank 0 (040H-046H)$  CPSE A,@HL ; If bank 1 (160H-166H) = A, skip

SRET
DECS L
JR COMP

ADDRESSING MODES KS57C5532/P5532

## PROGRAMMING TIP — 4-Bit Addressing Modes (Concluded)

#### 4-Bit Indirect Addressing (Example 2)

1. If EMB = "0", exchange bank 0 locations 040H-046H with bank 0 locations 060H-066H:

ADATA EQU 46H BDATA EQU 66H

SMB 1 ; Non-essential instruction, since EMB = "0"

LD HL,#BDATA LD WX,#ADATA

TRANS LD A,@WL ; A  $\leftarrow$  bank 0 (040H–046MH)

XCHD A,@HL ; Bank 0 (060H–066H)  $\leftarrow$  A JR TRANS

2. If EMB = "1", exchange bank 0 locations 040H–046H to bank 1 locations 160H–166H:

ADATA EQU 46H BDATA EQU 66H

SMB 1 LD HL,#BDATA

LD WX,#ADATA
TRANS LD A,@WL ; A

TRANS LD A,@WL ; A  $\leftarrow$  bank 0 (040H–046H) XCHD A,@HL ; Bank 1 (160H–166H)  $\leftarrow$  A

JR TRANS



KS57C5532/P5532 ADDRESSING MODES

#### **8-BIT ADDRESSING**

Table 3-4. 8-Bit Direct and Indirect RAM Addressing

Instruction Notation	Addressing Mode Description	EMB Flag Setting	Addressable Area	Memory Bank	Hardware I/O Mapping
DA	Direct: 8-bit address indicated	0	000H-07FH	Bank 0	-
	by the RAM address ( <i>DA</i> = even number) and memory bank selection		F80H-FFFH	Bank 15	All 8-bit addressable peripherals
		1	000H-FFFH	SMB = 0, 1, 2, 3, 15	(SMB = 15)
@HL	Indirect: the 8-bit address indicated by the memory bank selection and register HL; (the 4-bit L register value must be an even number)	0	000H-0FFH	Bank 0	-
		1	000H-FFFH	SMB = 0, 1, 2, 3, 15	All 8-bit addressable peripherals (SMB = 15)



ADDRESSING MODES KS57C5532/P5532

#### PROGRAMMING TIP — 8-Bit Addressing Modes

#### 8-Bit Direct Addressing

1. If EMB = "0":

ADATA EQU 46H BDATA EQU 8EH SMB 15

MB 15 ; Non-essential instruction, since EMB = "0"

LD EA,P4 ; E  $\leftarrow$  (P5), A  $\leftarrow$  (P4) SMB 0

LD ADATA,EA ; (046H)  $\leftarrow$  A, (047H)  $\leftarrow$  E LD BDATA,EA ; (F8EH)  $\leftarrow$  A, (F8FH)  $\leftarrow$  E

2. If EMB = "1":

ADATA EQU 46H BDATA EQU 8EH SMB 15

LD EA,P4 ;  $E \leftarrow (P5), A \leftarrow (P4)$ 

SMB 0

LD ADATA,EA ; (046H)  $\leftarrow$  A, (047H)  $\leftarrow$  E LD BDATA,EA ; (08EH)  $\leftarrow$  A, (08FH)  $\leftarrow$  E

#### 8-Bit Indirect Addressing

1. If EMB = "0":

ADATA EQU 46H

SMB 1 ; Non-essential instruction, since EMB = "0"

LD HL,#ADATA

LD EA,@HL ;  $A \leftarrow (046H), E \leftarrow (047H)$ 

2. If EMB = "1":

ADATA EQU 46H

SMB 1

LD HL,#ADATA

LD EA,@HL ;  $A \leftarrow (146H), E \leftarrow (147H)$ 



# 4 MEMORY MAP

#### **OVERVIEW**

To support program control of peripheral hardware, I/O addresses for peripherals are memory-mapped to bank 15 of the RAM. Memory mapping lets you use a mnemonic as the operand of an instruction in place of the specific memory location.

Access to bank 15 is controlled by the select memory bank (SMB) instruction and by the enable memory bank flag (EMB) setting. If the EMB flag is "0", bank 15 can be addressed using direct addressing, regardless of the current SMB value. 1-bit direct and indirect addressing can be used for specific locations in bank 15, regardless of the current EMB value.

#### I/O MAP FOR HARDWARE REGISTERS

Table 4-1 contains detailed information about I/O mapping for peripheral hardware in bank 15 (register locations F80H–FFFH). Use the I/O map as a quick-reference source when writing application programs. The I/O map gives you the following information:

- Register address
- Register name (mnemonic for program addressing)
- Bit values (both addressable and non-manipulable)
- Read-only, write-only, or read and write addressability
- 1-bit, 4-bit, or 8-bit data manipulation characteristics



Table 4-1. I/O Map for Memory Bank 15

		Memory	Bank 15		·		Add	dressing N	lode
Address	Register	Bit 3	Bit 2	Bit 1	Bit 0	R/W	1-Bit	4-Bit	8-Bit
F80H	SP	.3	.2	.1	"0"	R/W	No	No	Yes
F81H		.7	.6	.5	.4				
			F82H-F8	34H are no	t mapped.				
F85H	BMOD	.3	.2	.1	.0	W	.3	Yes	No
F86H	BCNT					R	No	No	Yes
F87H									
F88H	WMOD	.3	.2	.1	.0	W	.3 <sup>(1)</sup>	No	Yes
F89H		.7	"0"	.5	.4				
			F8AH–F8	BFH are no	t mapped.			•	
F90H	TMOD0	.3	.2	"0"	"0"	W	.3	No	Yes
F91H		"0"	.6	.5	.4				
F92H		TOE1	TOE0	BOE	"0"	R/W	Yes	Yes	No
F93H		"0"	TOL1	TOL0	"0"	R	Yes	Yes	No
F94H	TCNT0					R	No	No	Yes
F95H									
F96H	TREF0					W	No	No	Yes
F97H									
F98H	WDMOD	.3	.2	.1	.0	W	No	No	Yes
F99H		.7	.6	.5	.4				
F9AH	WDFLAG (2)	WDTCF	"0"	"0"	"0"	W	Yes	Yes	No
FA0H	TMOD1	.3	.2	"0"	"0"	W	.3	No	Yes
FA1H		"0"	.6	.5	.4				
	1		FA2H-FA	A3H are no	t mapped.			I	
FA4H	TCNT1				-	R	No	No	Yes
FA5H									,
			FA6H-FA	A7H are no	t mapped.	<u>.</u>		1	
FA8H	TREF1					W	No	No	Yes
FA9H						1			•
	ı	1	FAAH-FA	ABH are no	t mapped.			1	
FACH	DTMR	"0"	.2	.1	.0	W	No	No	Yes
FADH		.7	.6	.5	.4	1			•



Table 4-1. I/O Map for Memory Bank 15 (Continued)

		Memory	Bank 15				Add	dressing N	lode
Address	Register	Bit 3	Bit 2	Bit 1	Bit 0	R/W	1-Bit	4-Bit	8-Bit
			FAEH-F	AFH are no	t mapped.				
FB0H	PSW	IS1	IS0	EMB	ERB	R/W	Yes	Yes	Yes
FB1H		C (3)	SC2	SC1	SC0	R	No	No	
FB2H	IPR	IME	.2	.1	.0	W	IME	Yes	No
FB3H	PCON	.3	.2	.1	.0	W	No	Yes	No
FB4H	IMOD0	.3	"0"	.1	.0	W	No	Yes	No
FB5H	IMOD1	"0"	"0"	"0"	.0	W			
FB6H	IMOD2	"0"	"0"	.1	.0	W			
FB7H	SCMOD	.3	.2	"0"	.0	W	Yes	No	No
FB8H		IE4	IRQ4	IEB	IRQB	R/W	Yes	Yes	No
			FB9H is n	ot mapped					
FBAH		"0"	"0"	IEW	IRQW	R/W	Yes	Yes	No
FBBH		"0"	"0"	IET1	IRQT1				
FBCH		"0"	"0"	IET0	IRQT0				
FBDH		"0"	"0"	IES	IRQS				
FBEH		IE1	IRQ1	IE0	IRQ0				
FBFH		"0"	"0"	IE2	IRQ2				
FC0H	BSC0					R/W	Yes	Yes	Yes
FC1H	BSC1								
FC2H	BSC2					R/W	Yes	Yes	Yes
FC3H	BSC3								
			FC4H - F	CFH are n	ot mapped	-			
FD0H	CLMOD	.3	"0"	.1	.0	W	No	Yes	No
			FD1H – F	D9H are r	ot mapped				
FDAH	PNE1	PNE4.3	PNE4.2	PNE4.1	PNE4.0	W	No	No	Yes
FDBH		PNE5.3	PNE5.2	PNE5.1	PNE5.0				
FDCH	PUMOD1	PUR3	PUR2	PUR1	PUR0	W	No	No	Yes
FDDH		PUR9	PUR8	PUR7	PUR6				
FDEH	PUMOD2	PUR13	PDR12	PUR11	PUR10				Yes
FDFH		"0"	"0"	PUR5	PUR4				
FE0H	SMOD	.3	.2	.1	.0	W	.3	No	Yes
FE1H		.7	.6	.5	"0"				



Table 4-1. I/O Map for Memory Bank 15 (Concluded)

Memory Bank 15							Addressing Mode		
Address	Register	Bit 3	Bit 2	Bit 1	Bit 0	R/W	1-Bit	4-Bit	8-Bit
FE2H									
FE3H									
FE4H	SBUF					R/W	No	No	Yes
FE5H									
FE6H									
FE7H									
FE8H	PMG1	PM0.3	PM0.2	PM0.1	PM0.0	W	No	No	Yes
FE9H		PM7	"0"	PM5	PM4				
FEAH	PMG2	PM2.3	PM2.2	PM2.1	PM2.0				Yes
FEBH		PM3.3	PM3.2	PM3.1	PM3.0				
FECH	PMG3	PM6.3	PM6.2	PM6.1	PM6.0				Yes
FEDH		PM8.3	PM8.2	PM8.1	PM8.0				
FEEH	PMG4	PM12.3	PM12.2	PM12.1	PM12.0				Yes
FEFH		PM13	PM11	PM10	PM9				
FF0H	Port 0	.3	.2	.1	.0	R/W	Yes	Yes	No
FF1H	Port 1	.3	.2	.1	.0	R			
FF2H	Port 2	.3	.2	.1	.0	R/W			No
FF3H	Port 3	.3	.2	.1	.0	R/W			
FF4H	Port 4	.3	.2	.1	.0	R/W			Yes
FF5H	Port 5	.3/.7	.2/.6	.1/.5	.0/.4	R/W			
FF6H	Port 6	.3	.2	.1	.0	R/W			Yes
FF7H	Port 7	.3/.7	.2/.6	.1/.5	.0/.4	R/W			
FF8H	Port 8	.3	.2	.1	.0	R/W			No
FF9H	Port 9	.3	.2	.1	.0	R/W			
FFAH	Port 10	.3	.2	.1	.0	R/W			Yes
FFBH	Port 11	.3/.7	.2/.6	.1/.5	.0/.4	R/W			
FFCH	Port 12	.3	.2	.1	.0	R/W			No
FFDH	Port 13	.3	.2	.1	.0	R/W			
FFEH		1	ı	l .	ı	<u>.                                    </u>		ı	
FFFH									

#### NOTES:

- 1. Bit 3 in the WMOD register is read only.
- 2. F9AH.0 F9AH.2 are fixed to "0"
- 3. The carry flag can be read or written by specific bit manipulation instructions only.



#### **REGISTER DESCRIPTIONS**

In this section, register descriptions are presented in a consistent format to familiarize you with the memory-mapped I/O locations in bank 15 of the RAM. Figure 4–1 describes features of the register description format. Register descriptions are arranged in alphabetical order. Programmers can use this section as a quick-reference source when writing application programs.

Counter registers, buffer registers, and reference registers, as well as the stack pointer and port I/O latches, are not included in these descriptions. More detailed information about how these registers are used is included in Part II of this manual, "Hardware Descriptions," in the context of the corresponding peripheral hardware module descriptions.






Figure 4-1. Register Description Format



## **BMOD** — Basic Timer Mode Register

BT

F85H

Bit	3	2	1	0
Identifier	.3	.2	.1	0.
RESET <b>Value</b>	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	1/4	4	4	4

BMOD.3

#### **Basic Timer Restart Bit**

Restart basic timer, then clear IRQB flag, BCNT and BMOD.3 to logic zero

#### BMOD.2 - .0

#### Input Clock Frequency and Interrupt Interval Time Control Bits

0	0	0	Input clock frequency: Interrupt interval time:	fxx/2 <sup>12</sup> (0.87 kHz) 2 <sup>20</sup> /fxx (292.9 ms)
0	1	1	Input clock frequency: Interrupt interval time:	fxx/2 <sup>9</sup> (6.99 kHz) 2 <sup>17</sup> /fxx (36.6 ms)
1	0	1	Input clock frequency: Interrupt interval time:	fxx/2 <sup>7</sup> (27.9 kHz) 2 <sup>15</sup> /fxx (9.15 ms)
1	1	1	Input clock frequency: Interrupt interval time:	fxx/2 <sup>5</sup> (111.8 kHz) 2 <sup>13</sup> /fxx (2.29 ms)

- Interrupt interval time is the time required to set the IRQB to "1" periodically.
   When a RESET occurs, the oscillation stabilization time is 36.6 ms (2<sup>17</sup>/fxx) at 3.579545 MHz.
   'fxx' is the system clock rate given a clock frequency of 3.579545 MHz.



## **CLMOD** — Clock Output Mode Register

**CPU** 

FD0H

Bit	3	2	1	0
Identifier	.3	"0"	.1	.0
RESET Value	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	4	4	4	4

#### CLMOD.3 Enable/Disable Clock Output Control Bit

0	Disable clock output
1	Enable clock output

#### CLMOD.2 Bit 2

0 Always logic zero

#### CLMOD.1 – .0 Clock Source and Frequency Selection Control Bits

0	0	Select CPU clock source fx/4, fx/8, fx/64 or fxt/4 (0.89 MHz, 447 kHz, or 55.9 kHz)
0	1	Select system clock fxx/8 (447.4 kHz)
1	0	Select system clock fxx/16 (223.7 kHz)
1	1	Select system clock fxx/64 (55.9 kHz)

**NOTE**: 'fxx' is the system clock, given a clock frequency of 3.579545 MHz.



#### **DTMR** — DTMF Mode Register FACH, FADH **DTMF** Bit 2 0 0 3 1 3 2 1 Identifier .7 .6 .5 .4 .2 .1 .0 **RESET Value** 0 0 0 0 0 0 0 0 Read/Write W W W W W W W W

8

8

8

8

8

8

#### DTMR.7 – .4 DTMR Bit Values for Keyboard Inputs

8

8

0	0	0	0	Function key D
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	0
1	0	1	1	*
1	1	0	0	#
1	1	0	1	Function key A
1	1	1	0	Function key B
1	1	1	1	Function key C

#### DTMR.3 Bit 3

**Bit Addressing** 

- Don't care

#### DTMR.2 – .1 Tone Selection Bits

0	0	Dual-tone enable	
1	0	Dual-tone enable (alternate setting)	
0	1	Single-column tone enable	
1	1	Single-low tone enable	

#### DTMR.0 DTMF Operation Enable/Disable Bit

0	Disable DTMF operation
1	Enable DTMF operation



# IEO, 1, IRQO, 1 — INTO, 1 Interrupt Enable/Request Flags

CPU FBEH

Bit	3	2	1	0
Identifier	IE1	IRQ1	IE0	IRQ0
RESET <b>Value</b>	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W
Bit Addressing	1/4	1/4	1/4	1/4

#### IE1 INT1 Interrupt Enable Flag

C	)	Disable interrupt requests at the INT1 pin
1	I	Enable interrupt requests at the INT1 pin

#### IRQ1 INT1 Interrupt Request Flag

 Generate INT1 interrupt (This bit is set and cleared automatically by hardware when rising or falling edge detected at INT1 pin.)

#### IE0 INT0 Interrupt Enable Flag

0	Disable interrupt requests at the INT0 pin
1	Enable interrupt requests at the INT0 pin

#### IRQ0 INT0 Interrupt Request Flag

 Generate INT0 interrupt (This bit is set and cleared automatically by hardware when rising or falling edge detected at INT0 pin.)



## IE2, IRQ2 — INT2 Interrupt Enable/Request Flags

**CPU** 

**FBFH** 

Bit
Identifier
RESET Value
Read/Write
Bit Addressing

3	2	1	0
"0"	"0"	IE2	IRQ2
0	0	0	0
R/W	R/W	R/W	R/W
1/4	1/4	1/4	1/4

.3 – .2 Bits 3–2

0 Always logic zero

IE2 INT2 Interrupt Enable Flag

0	Disable INT2 interrupt requests at the INT2 pin or KS0–KS7 pins
1	Enable INT2 interrupt requests at the INT2 pin or KS0–KS7 pins

IRQ2 INT2 Interrupt Request Flag

 Generate INT2 quasi-interrupt (This bit is set and is not cleared automatically by hardware when a rising edge is detected at INT2 or when a falling edge is detected at one of the KS0–KS7 pins. Since INT2 is a quasi-interrupt, IRQ2 flag must be cleared by software.)



## IE4, IRQ4 — INT4 Interrupt Enable/Request Flags

**CPU** 

FB8H

## IEB, IRQB — INTB Interrupt Enable/Request Flags

**CPU** 

FB8H

Bit
Identifier
RESET <b>Value</b>
Read/Write
Bit Addressing

3	2	1	0
IE4	IRQ4	IEB	IRQB
0	0	0	0
R/W	R/W	R/W	R/W
1/4	1/4	1/4	1/4

IE4

#### **INT4 Interrupt Enable Flag**

0	Disable interrupt requests at the INT4 pin
1	Enable interrupt requests at the INT4 pin

IRQ4

#### **INT4 Interrupt Request Flag**

 Generate INT4 interrupt (This bit is set and cleared automatically by hardware when rising and falling signal edge detected at INT4 pin.)

IEB

#### **INTB Interrupt Enable Flag**

0	Disable INTB interrupt requests
1	Enable INTB interrupt requests

IRQB

#### **INTB Interrupt Request Flag**

 Generate INTB interrupt (This bit is set and cleared automatically by hardware when reference interval signal received from basic timer.)



## IES, IRQS — INTS Interrupt Enable/Request Flags

CPU

**FBDH** 

Bit	3	2	1	0
Identifier	"0"	"0"	IES	IRQS
RESET Value	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W
Bit Addressing	1/4	1/4	1/4	1/4

.3 – .2 Bits 3–2

0 Always logic zero

IES INTS Interrupt Enable Flag

0	Disable INTS interrupt requests
1	Enable INTS interrupt requests

IRQS INTS Interrupt Request Flag

 Generate INTS interrupt (This bit is set and cleared automatically by hardware when serial data transfer completion signal received from serial I/O interface.)



## IETO, IRQTO — INTTO Interrupt Enable/Request Flags CPU FBCH

Bit	3	2	1	0
Identifier	"0"	"0"	IET0	IRQT0
RESET Value	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W
Bit Addressing	1/4	1/4	1/4	1/4

#### .3 – .2 Bits 3–2

U Always logic zero	0	Always logic zero
---------------------	---	-------------------

#### IETO INTTO Interrupt Enable Flag

0	Disable INTT0 interrupt requests
1	Enable INTT0 interrupt requests

#### IRQT0 INTT0 Interrupt Request Flag

 Generate INTT0 interrupt (This bit is set and cleared automatically by hardware when contents of TCNT0 and TREF0 registers match.)



## IET1, IRQT1 — INTT1 Interrupt Enable/Request Flags CPU FBBH

Bit 2 0 3 1 Identifier "0" "0" IET1 IRQT1 **RESET Value** 0 0 0 0 Read/Write R/W R/W R/W R/W **Bit Addressing** 1/4 1/4 1/4 1/4

.3 – .2 Bits 3–2

0 Always logic 0

IET1 INTT1 Interrupt Enable Flag

nti i mioriapi imagi			
0	Disable INTT1 interrupt requests		
1	Enable INTT1 interrupt requests		

IRQT1 INTT1 Interrupt Request Flag

 Generate INTT1 interrupt (This bit is set and cleared automatically by hardware when contents of TCNT1 and TREF1 registers match.)



IEW, IRQW — INTW Interrupt Enable/Request Flags	CPU	FBAH
---	-----	------

Bit	3	2	1	0
Identifier	"0"	"0"	IEW	IRQW
RESET Value	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W
Bit Addressing	1/4	1/4	1/4	1/4

#### .3 – .2 Bits 3–2

0	Always logic zero
U	Always logic Zerc

#### IEW INTW Interrupt Enable Flag

0	Disable INTW interrupt requests
1	Enable INTW interrupt requests

#### IRQW INTW Interrupt Request Flag

Generate INTW interrupt (This bit is set when the timer interval is set to 0.5 seconds or 3.91 milliseconds at the watch timer frequency of 32.768 kHz.)

**NOTE**: Since INTW is a quasi-interrupt, the IRQW flag must be cleared by software.



## IMOD0 — External Interrupt 0 (INT0) Mode Register

CPU

FB4H

Bit	3	2	1	0
Identifier	.3	"0"	.1	.0
RESET Value	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	4	4	4	4

#### IMOD0.3 Interrupt Sampling Clock Selection Bit

0	Select CPU clock as a sampling clock
1	Select sampling clock frequency of the selected system clock (fxx/64)

#### IMOD0.2 Bit 2

0 Always logic zero

#### IMOD0.1 – .0 External Interrupt Mode Control Bits

0	0	Interrupt requests are triggered by a rising signal edge
0	1	Interrupt requests are triggered by a falling signal edge
1	0	Interrupt requests are triggered by both rising and falling signal edges
1	1	Interrupt request flag (IRQx) cannot be set to logic one



## IMOD1 — External Interrupt 1 (INT1) Mode Register

**CPU** 

FB5H

Bit	3	2	1	0
Identifier	"0"	"0"	"0"	.0
RESET Value	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	4	4	4	4

IMOD1.3 – .1 Bits 3–1

0 Always logic zero
---------------------

IMOD1.0 External Interrupt 1 Edge Detection Control Bit

0	Rising edge detection
1	Falling edge detection



## IMOD2 — External Interrupt 2 (INT2) Mode Register

CPU

FB6H

Bit	3	2	1	0
Identifier	"0"	"0"	.1	.0
RESET Value	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	4	4	4	4

#### IMOD2.3 - .2

#### Bits 3-2

0	Alwavs	logic zero

#### IMOD2.1 - .0

#### **External Interrupt 2 Edge Detection Selection Bit**

0	0	Interrupt request at INT2 pin triggered by rising edge
0	1	Interrupt request at KS4–KS7 triggered by falling edge
1	0	Interrupt request at KS2–KS7 triggered by falling edge
1	1	Interrupt request at KS0–KS7 triggered by falling edge



## IPR — Interrupt Priority Register CPU FB2H

Bit	3	2	1	0
Identifier	IME	.2	.1	.0
RESET Value	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	1/4	4	4	4

IME

#### Interrupt Master Enable Bit (MSB)

0	Disable all interrupt processing
1	Enable processing of all interrupt service requests

IPR.2 - .0

#### **Interrupt Priority Assignment Bits**

0	0	0	Normal interrupt processing according to default priority settings
0	0	1	Process INTB and INT4 interrupts at highest priority
0	1	0	Process INT0 interrupts at highest priority
0	1	1	Process INT1 interrupts at highest priority
1	0	0	Process INTS interrupts at highest priority
1	0	1	Process INTT0 interrupts at highest priority
1	1	0	Process INTT1 interrupts at highest priority

**NOTE**: During normal interrupt processing, interrupts are processed in the order in which they occur. If two or more interrupts occur simultaneously, the processing order is determined by the default interrupt priority settings shown below. Using the IPR settings, you can select specific interrupts for high-priority processing in the event of contention. When the high-priority (IPR) interrupt has been processed, waiting interrupts are handled according to their default priorities. The default priorities are as follows ('1' is highest priority; '6' is lowest priority):

INTB, INT4	1
INT0	2
INT1	3
INTS	4
INTT0	5
INTT1	6



## **PCON** — Power Control Register

CPU

FB3H

Bit	3	2	1	0
Identifier	.3	.2	.1	.0
RESET Value	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	4	4	4	4

#### PCON.3 – .2 CPU Operating Mode Control Bits

0	0	Enable normal CPU operating mode
0	1	Initiate idle power-down mode
1	0	Initiate stop power-down mode

#### PCON.1 – .0 CPU Clock Frequency Selection Bits

0	0	Select fxx/64
1	0	Select fxx/8
1	1	Select fxx/4

NOTE: 'fxx' is the system clock.

Bit	7	6	5	4	3	2	1	0
Identifier	PM7	"0"	PM5	PM4	PM0.3	PM0.2	PM0.1	PM0.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Addressing	8	8	8	8	8	8	8	8

PM7 Port 7 I/O Mode Selection Flag

0	Set port 7 to input mode
1	Set port 7 to output mode

.6 Bit 6

0	Always logic zero	

PM5 Port 5 I/O Mode Selection Flag

0	Set	port 5 to input mode
1	Set	port 5 to output mode

PM4 Port 4 I/O Mode Selection Flag

0	Set port 4 to input mode	
1	Set port 4 to output mode	

PM0.3 P0.3 I/O Mode Selection Flag

0	Set P0.3 to input mode
1	Set P0.3 to output mode

PM0.2 P0.2 I/O Mode Selection Flag

_	
0	Set P0.2 to input mode
1	Set P0.2 to output mode

PM0.1 P0.1 I/O Mode Selection Flag

0	Set P0.1 to input mode
1	Set P0.1 to output mode

PM0.0 P0.0 I/O Mode Selection Flag

0	Set P0.0 to input mode
1	Set P0.0 to output mode



PMG2 — Port I/O	Mod	de Fl	ags (Gro	oup 2: Po	rts 2, 3)		I/O	FEE	ВН, FEAH
Bit	7	7	6	5	4	3	2	1	0
Identifier	РМ	3.3	PM3.2	PM3.1	PM3.0	PM2.3	PM2.2	PM2.1	PM2.0
RESET <b>Value</b>	(	)	0	0	0	0	0	0	0
Read/Write	٧	٧	W	W	W	W	W	W	W
Bit Addressing	8	3	8	8	8	8	8	8	8
PM3.3	P3.3	3 I/O N	/lode Sele	ction Flag					
	0	Set I	P3.3 to inp	ut mode					
	1	Set I	3.3 to out	put mode					
PM3.2	P3.2	! I/O N	/lode Sele	ction Flag					
	0	Set F	3.2 to inp	ut mode					
	1	Set I	P3.2 to out	put mode					
PM3.1	P3.1	I/O N	/lode Sele	ction Flag					
	0		23.1 to inp						
	1		P3.1 to out						
PM3.0	P3.0	) I/O N	/lode Sele	ction Flag					
	0	Set F	23.0 to inp	ut mode					
	1	Set I	3.0 to out	put mode					
PM2.3	P2.3	3 I/O N	/lode Sele	ction Flag					
	0	Set F	2.3 to inp	ut mode					
	1	Set I	P2.3 to out	put mode					
PM2.2	P2.2	! I/O N	/lode Sele	ction Flag					
	0	Set I	2.2 to inp	ut mode					
	1	Set I	P2.2 to out	put mode					
PM2.1	P2.1	I/O N	/lode Sele	ction Flag					
	0	Set I	P2.1 to inp	ut mode					
	1	Set I	P2.1 to out	put mode					
PM2.0	P2.0	1/O N	/lode Sele	ction Flag					
	0		P2.0 to inp						
	1		P2.0 to out						



PMG3 — Port I/O Mode Flags (Group 3: Ports 6, 8) I/O FEDH, FECH									DH, FECH
Bit		7	6	5	4	3	2	1	0
Identifier	PΝ	18.3	PM8.2	PM8.1	PM8.0	PM6.3	PM6.2	PM6.1	PM6.0
RESET <b>Value</b>		0	0	0	0	0	0	0	0
Read/Write	,	W	W	W	W	W	W	W	W
Bit Addressing		8	8	8	8	8	8	8	8
PM8.3	P8.:	3 I/O N	/lode Sele	ction Flag					
	0	Set	P8.3 to inp	ut mode					
	1	Set	P8.3 to out	put mode					
PM8.2	P8.:	2 I/O N	/lode Sele	ction Flag					
	0	T	P8.2 to inp						
	1	Set	P8.2 to out	put mode					
PM8.1	P8.	1 I/O N	/lode Sele	ction Flag					
	0	1	P8.1 to inp						
	1	_	P8.1 to out						
PM8.0	P8.0	0 I/O N	/lode Sele	ction Flag					
	0	1	P8.0 to inp						
	1	Set I	P8.0 to out	put mode					
PM6.3	P6.:	3 I/O N	/lode Sele	ction Flag					
	0	1	P6.3 to inp						
	1	_	P6.3 to out						
PM6.2	P6.:	2 I/O N	/lode Sele	ction Flag					
	0		P6.2 to inp						
	1	Set	P6.2 to out	put mode					
PM6.1	P6.	1 I/O N	/lode Sele	ction Flag					
	0	T	P6.1 to inp						
	1	Set I	P6.1 to out	put mode					
PM6.0	P6.0	0 I/O N	/lode Sele	ction Flag					
	0	1	P6.0 to inp						

Set P6.0 to output mode



## **PMG4** — Port I/O Mode Flags (Group 4: Ports 9, 10, 11, 12, 13) I/O FEFH, FEEH

Bit	7	6	5	4	3	2	1	0
Identifier	PM13	PM11	PM10	РМ9	PM12.3	PM12.2	PM12.1	PM12.0
RESET <b>Value</b>	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Addressing	8	8	8	8	8	8	8	8

PM13 Port 13 I/O Mode Selection Flag

0	Set port 13 to input mode
1	Set port 13 to output mode

PM11 Port 11 I/O Mode Selection Flag

0	Set port 11 to input mode
1	Set port 11 to output mode

PM10 Port 10 I/O Mode Selection Flag

. •	. 10 1/0 mode colocion i lag
0	Set port 10 to input mode
1	Set port 10 to output mode

PM9 Port 9 I/O Mode Selection Flag

0	Set port 9 to input mode
1	Set port 9 to output mode

PM12.3 P12.3 I/O Mode Selection Flag

	<u> </u>
0	Set P12.3 to input mode
1	Set P12.3 to output mode

PM12.2 P12.2 I/O Mode Selection Flag

	•
0	Set P12.2 to input mode
1	Set P12.2 to output mode

PM12.1 P12.1 I/O Mode Selection Flag

0	Set P12.1 to input mode
1	Set P12.1 to output mode

PM12.0 P12.0 I/O Mode Selection Flag

0	Set P12.0 to input mode
1	Set P12.0 to output mode



MEMORY MAP KS57C5532/P5532

PNE 1	— Port O <sub>l</sub>	oen-Drain	Enable	Register	1
-------	-----------------------	-----------	--------	----------	---

FDBH, FDAH

Bit	7	6	5	4	3	2	1	0
Identifier	PNE5.3	PNE5.2	PNE5.1	PNE5.0	PNE4.3	PNE4.2	PNE4.1	PNE4.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Addressing	8	8	8	8	8	8	8	8

#### PNE5.3 P5.3 Output mode Control Bit

0	Push-pull output
1	N-channel open-drain output

#### PNE5.2 P5.2 Output mode Control Bit

0	Push-pull output	
1	N-channel open-drain output	

#### PNE5.1 P5.1 Output mode Control Bit

(	0	Push-pull output
	1	N-channel open-drain output

#### PNE5.0 P5.0 Output mode Control Bit

0	Push-pull output
1	N-channel open-drain output

#### PNE4.3 P4.3 Output mode Control Bit

0	Push-pull output	
1	N-channel open-drain output	

#### PNE4.2 P4.2 Output mode Control Bit

0	Push-pull output	
1	N-channel open-drain output	

#### PNE4.1 P4.1 Output mode Control Bit

0	Push-pull output
1	N-channel open-drain output

#### PNE4.0 P4.0 Output mode Control Bit

0	Push-pull output
1	N-channel open-drain output



KS57C5532/P5532 MEMORY MAP

## **PSW** — Program Status Word

CPU FB1H, FB0H

Bit					
Identifier					
RESET <b>Value</b>					
Read/Write					
Bit Addressing					

7	6	5	4	3	2	1	0
С	SC2	SC1	SC0	IS1	IS0	EMB	ERB
(1)	0	0	0	0	0	0	0
R/W	R	R	R	R/W	R/W	R/W	R/W
(2)	8	8	8	1/4/8	1/4/8	1/4/8	1/4/8

C Carry Flag

0	No overflow or borrow condition exists
1	An overflow or borrow condition does exist

#### SC2-SC0 Skip Condition Flags

0	No skip condition exists; no direct manipulation of these bits is allowed
1	A skip condition exists; no direct manipulation of these bits is allowed

#### IS1, IS0 Interrupt Status Flags

-		- · · · · · · · · · · · · · · · · · · ·
0	0	Service all interrupt requests
0	1	Service only the high-priority interrupt(s) as determined in the interrupt priority register (IPR)
1	0	Do not service any more interrupt requests
1	1	Undefined

#### EMB Enable Data Memory Bank Flag

	Restrict program access to data memory to bank 15 (F80H–FFFH) and to the locations 000H–07FH in the bank 0 only
1	Enable full access to data memory banks 0, 1, 2, 3, and 15

#### ERB Enable Register Bank Flag

0	Select register bank 0 as working register area
1	Select register banks 0, 1, 2, or 3 as working register area in accordance with the
	select register bank (SRB) instruction operand

#### NOTES

- 1. The value of the carry flag after a RESET occurs during normal operation is undefined. If a RESET occurs during power-down mode (IDLE or STOP), the current value of the carry flag is retained.
- 2. The carry flag can only be addressed by a specific set of 1-bit manipulation instructions. See Section 2 for detailed information.



MEMORY MAP KS57C5532/P5532

PUMOD1 — Pul	ll-up	Resi	istor Mod	de Regis	ter 1		I/O	FDI	OH, FDCH	
Bit		7	6	5	4	3	2	1	0	
Identifier	PU	JR9	PUR8	PUR7	PUR6	PUR3	PUR2	PUR1	PUR0	
RESET <b>Value</b>		0	0	0	0	0	0	0	0	
Read/Write	١	Ν	W	W	W	W	W	W	W	
Bit Addressing		8	8	8	8	8	8	8	8	
PUR9	Con	nect/	Disconnec	t Port 9 P	ull-up Res	istor Cont	rol Bit			
	0	Disc	onnect por	t 9 pull-up	resistor					
	1	Con	nect port 9	pull-up res	istor					
	_									
PUR8		1				istor Cont	rol Bit			
	0	-	onnect por							
	1	Coni	nect port 8	pull-up res	sistor					
PUR7	Con	nect/	Disconnec	t Port 7 P	ull-up Res	istor Cont	rol Bit			
	0	Disc	onnect por	t 7 pull-up	resistor					
	1	Con	nect port 7	pull-up res	istor					
PUR6										
PURU	Connect/Disconnect Port 6 Pull-up Resistor Control Bit  0 Disconnect port 6 pull-up resistor									
	1	-	nect port 6							
		00	noor poir o	pa ap 100						
PUR3	Con	nect/	Disconnec	t Port 3 P	ull-up Res	istor Cont	rol Bit			
	0	Disc	onnect por	t 3 pull-up	resistor					
	1	Con	nect port 3	pull-up res	istor					
PUR2	Con	nect/	Disconnec	t Port 2 P	ull-un Res	istor Cont	rol Rit			
TORE	0	1	onnect por			13101 00111	TOI BIL			
	1	-	nect port 2							
			,							
PUR1	Con	nect/	Disconnec	t Port 1 P	ull-up Res	istor Cont	rol Bit			
	0	Disc	onnect por	t 1 pull-up	resistor					
	1	Con	nect port 1	pull-up res	sistor					
				_		_				
PUR0		1				istor Cont	rol Bit			
	0	Disc	onnect por	t 0 pull-up	resistor					

Connect port 0 pull-up resistor



KS57C5532/P5532 MEMORY MAP

PUMOD2 — Pu	ıll-up	Res	istor Mo	de Regis	ter 2		I/O	FDI	FH, FDEH
Bit		7	6	5	4	3	2	1	0
Identifier	"0"		"0"	PUR5	PUR4	PUR13	PDR12	PUR11	PUR10
RESET <b>Value</b>		0	0	0	0	0	0	0	0
Read/Write	١	Ν	W	W	W	W	W	W	W
Bit Addressing		8	8	8	8	8	8	8	8
.7 – .6	Bits	7–6							
	0	Alwa	ays cleared	d to logic ze	ro				
PUR5	Con	nect/	Disconne	ct Port 5 P	ull-Up Res	sistor Cont	rol Bit		
	0	Disc	onnect po	rt 5 pull-up	resistor				
	1	Con	nect port 5	5 pull-up res	istor				
PUR4	Connect/Disconnect Port 4 Pull-Up Resistor Control Bit  0 Disconnect port 4 pull-up resistor  1 Connect port 4 pull-up resistor								
PUR13	Connect/Disconnect Port 13 Pull-Up Resistor Control Bit								
	0	1		rt 13 pull-up					
	1	Con	nect port 1	13 pull-up re	sistor				
PDR12	Con	nect/	Disconne	ct Port 12 I	Pull-Down	Resistor C	Control Bit		
	0	Disc	onnect po	rt 12 pull-do	wn resisto	r			
	1	Con	nect port 1	2 pull-dowr	resistor				
PUR11	Con	nect/	Disconne	ct Port 11 I	Pull-Up Re	esistor Con	trol Bit		
	0	Disc	onnect po	rt 11 pull-up	resistor				
	1	Con	nect port 1	l1 pull-up re	sistor				
PUR10	Con	nect/	Disconne	ct Port 10 I	Pull-Up Re	esistor Con	ntrol Bit		
	0	1		rt 10 pull-up	-				
	_	+		-					

Connect port 10 pull-up resistor



MEMORY MAP KS57C5532/P5532

SCMOD — Syste	em C	lock	Mode C	egister	CPU	FB7H	
Bit	;	3	2	1	0		
Identifier		3	.2	"0"	.0		
RESET Value		0	0	0	0		
Read/Write	١	N	W	W	W		
Bit Addressing		1	1	1	1		
SCMOD.3	0 1 Bit :	Enat		/stem clock ystem clock			
	0	Enal	ole sub sys	tem clock			
	1	Disa	ble sub sy	stem clock			
SCMOD.1	<b>Bit</b> 0	1	ys logic ze	ero			
SCMOD.0	Bit (	0					

#### NOTES:

1. SCMOD bits 3 and 0 cannot be modified simultaneously by a 4-bit instruction; they can only be modified by separate 1-bit instructions.

Select main system clock
Select sub system clock

- 2. Sub-oscillation goes into stop mode only by SCMOD.2. PCON which revokes stop mode cannot stop the sub-oscillation. The stop of sub-oscillation is released only by reset regardless of the value of SCMOD.2.
- You can use SCMOD.2 as follows (ex; after data bank was used, a few minutes have passed):
   Main operation → sub-operation → sub-idle → sub-operation → main operation → SCMOD.2 = 1 → main stop mode.



KS57C5532/P5532 MEMORY MAP

#### **SMOD** — Serial I/O Mode Register

#### SIOFE1H, FE0H

Bit	7	6	5	4	3	2	1	0
Identifier	.7	.6	.5	"0"	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Bit Addressing	8	8	8	8	1/8	8	8	8

#### SMOD.7 – .5 Serial I/O Clock Selection and SBUF R/W Status Control Bits

0	0	0	Use an external clock at the SCK pin; Enable SBUF when SIO operation is halted or when SCK goes high
0	0	1	Use the TOL0 clock from timer/counter 0; Enable SBUF when SIO operation is halted or when SCK goes high
0	1	Х	Use the selected CPU clock (fxx/4, 8, or 64; 'fxx' is the system clock) then, enable SBUF read/write operation. 'x' means 'don't care.'
1	0	0	3.49 kHz clock (fxx/2 <sup>10</sup> )
1	1	1	223.7 kHz clock (fxx/2 <sup>4</sup> ); Note: You cannot select a fxx/2 <sup>4</sup> clock frequency if you have selected a CPU clock of fx/64

NOTE: All kHz frequency ratings assume a system clock of 3.579545 MHz.

#### SMOD.4 Bit 4

0 Always logic zero

#### SMOD.3 Initiate Serial I/O Operation Bit

1 Clear IRQS flag and 3-bit clock counter to logic zero; then initiate serial transmission. When SIO transmission starts, this bit is cleared by hardware to logic 0.

#### SMOD.2 Enable/Disable SIO Data Shifter and Clock Counter Bit

- O Disable the data shifter and clock counter; the contents of IRQS flag is retained when serial transmission is completed
- 1 Enable the data shifter and clock counter; The IRQS flag is set to logic one when serial transmission is completed

#### SMOD.1 Serial I/O Transmission Mode Selection Bit

0	Receive-only mode
1	Transmit-and-receive mode

#### SMOD.0 LSB/MSB Transmission Mode Selection Bit

0	Transmit the most significant bit (MSB) first
1	Transmit the least significant bit (LSB) first



MEMORY MAP KS57C5532/P5532

TMOD0 — Time	DD0 — Timer/Counter 0 Mode Register								1H, F90H
Bit	;	3	2	2 1	0	3	2	1	0
Identifier	"	0"		6 .5	.4	.3	.2	"0"	"0"
RESET <b>Value</b>		0	(	0	0	0	0	0	0
Read/Write	\	Ν	٧	v w	W	W	W	W	W
Bit Addressing		8	8	8	8	1/8	8	8	8
TMOD0.7	Bit	7							
	0	Alwa	ays lo	gic zero					
TMOD0.64	Tim	er/Co	untei	· 0 Input Clock	Selection	Bits			
	0	0	0	External clock			ising edge		
	0	0	1	External clock	input at TC	L0 pin on f	alling edge		
	1	0	0	Internal system	clock (fxx	) of 3.5795	45 MHz/2 <sup>10</sup>	(3.49 kHz	)
	1	0	1	Select clock: fx	xx/2 <sup>6</sup> (55.9	3 kHz at 3.	579545 MH	z)	
	1	1	0	Select clock: f	xx/2 <sup>4</sup> (223.	7 kHz at 3.	579545 MH	z)	
	1	1	1	Select clock: fx	xx (3.5795	15 MHz)			
TMOD0.3	Clea	ar Co	unter	and Resume C	ounting C	ontrol Bit			
	1			NT0, IRQT0, and				ediately	
TMOD0.2	Ena	ble/D	isabl	e Timer/Counte	er 0 Bit	-			
	0	Disa	able tii	mer/counter 0; re	etain TCNT	0 contents			
	1	Ena	ble tir	ner/counter 0					
TMOD0.1	Bit '	1							

Always logic zero

Always logic zero

Bit 0



TMOD0.0

KS57C5532/P5532 MEMORY MAP

TMOD1 — Timer/Counter 1 Mode Register								FA	1H, FA0H	
Bit	;	3	2	1	0	3	2	1	0	
Identifier	"(	0"	.6	.5	.4	.3	.2	"0"	"0"	
RESET <b>Value</b>	(	0	0	0	0	0	0	0	0	
Read/Write	١	V	W	W	W	W	W	W	W	
Bit Addressing	;	8	8	8	8	1/8	8	8	8	
TMOD1.7	<b>Bit</b> 7									
TMOD1.64	Tim	Timer/Counter 0 Input Clock Selection Bits								
	0	0	0 Ex	ernal clock	input at TC	L1 pin on ri	ising edge			
	0	0	1 Ex	ernal clock	input at TC	L1 pin on fa	alling edge			
	1	0	0 Inte	ernal system	clock (fxx)	of 3.57954	45 MHz/2 <sup>12</sup>	(0.87 kHz)	)	
	1	0	1 Se	ect clock: fx	xx/2 <sup>10</sup> (3.49	9 kHz at 3.5	579545 MH	z)		
	1	1	0 Se	ect clock: f	xx/2 <sup>8</sup> (13.9	8 kHz at 3.5	579545 MH	z)		
	1	1	1 Se	ect clock: f	xx/2 <sup>6</sup> (55.9	3 kHz at 3.5	579545 MH	z)		
TMOD1.3	Clea	ar Cou	unter and	l Resume C	ounting C	ontrol Bit				
	1			IRQT1, and ared autom				nediately		
TMOD1.2	Ena	ble/D	isable Ti	mer/Counte	er 0 Bit					
	0	Disa	ble timer/	counter 1; re	etain TCNT	1 contents				
	1	Enal	able timer/counter 1; retain TCNT1 contents able timer/counter 1							
TMOD1.1	Bit '	1								
	0	1	ys logic z	ero						
	i mayoregio zoro									



TMOD1.0

Bit 0

0 Always logic zero

MEMORY MAP KS57C5532/P5532

## **TOE** — Timer Output Enable Flag Register

T/C

F92H

Bit	3	2	1	0
Identifier	TOE1	TOE0	BOE	"0"
RESET Value	0	0	0	0
Read/Write	R/W	R/W	R/W	W
Bit Addressing	1/4	1/4	1/4	1/4

TOE1

#### Timer/Counter 1 Output Enable Flag

0	Disable timer/counter 1 output to the TCLO1 pin
1	Enable timer/counter 1 output to the TCLO1 pin

TOE0

#### Timer/Counter 0 Output Enable Flag

0	Disable timer/counter 0 output at the TCLO0 pin
1	Enable timer/counter 0 output at the TCLO0 pin

BOE

#### **Basic Timer Output Enable Flag**

0	Disable basic timer output at the BTCO pin
1	Enable basic timer output at the BTCO pin

.0

#### Bit 0

0 Always logic zero



KS57C5532/P5532 MEMORY MAP

# **WDFLAG** — Watchdog Timer's Counter Clear Flag

WT

F9AH

Bit	3	2	1	0
Identifier	WDTCF	"0"	"0"	"0"
RESET Value	0	0	0	0
Read/Write	W	W	W	W
Bit Addressing	1/4	4	4	4

WDTCF Watchdog Timer's Counter Clear Bit

0	-
1	Clear the WDT's counter to zero and restart the WDT's counter

WDFLAG.2-.0 Bits 2-0

0	Always logic zero	



MEMORY MAP KS57C5532/P5532

WDMOD — Watchdog Timer Mode Control Register							er	WT	F	99H,F98H	
Bit	7		6	į	5	4	ļ	3	2	1	0
Identifier	.7		.6		5	-	4	.3	.2	.1	.0
RESET Value	1		0	•	1	(	)	0	1	0	1
Read/Write	W		W	٧	٧	٧	V	W	W	W	W
Bit Addressing	8		8	8	3	8	3	8	8	8	8
WMOD.70 Watchdog Timer Enable/Disable Control											
	0	1 (	) 1	1	0	1	0	Disable w	atchdog tin	ner functio	n

Enable watchdog timer function



KS57C5532/P5532 MEMORY MAP

WMOD — Watch	n Tim	ner M	lode Reg	jister			WT	F8	9H, F88H
Bit		3	2	1	0	3	2	1	0
Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET <b>Value</b>		0	0	0	0	(note)	0	0	0
Read/Write	١	Ν	W	W	W	R	W	W	W
Bit Addressing		8	8	8	8	1	8	8	8
WMOD.7	Enable/Disable Buzzer Output Bit								
	0		ble buzzer		•				
	1	Ena	ble buzzer	(BUZ) sign	al output				
WMOD.6	Bit 6								
	0	0 Always logic zero							
WMOD.5 – .4	Output Buzzer Frequency Selection Bits								
	0	0							
	0	1	fw/8 buzz	er (BUZ) si	gnal output	(4 kHz)			
	1	0	fw/4 buzz	er (BUZ) si	gnal output	(8 kHz)			
	1	1	fw/2 buzz	er (BUZ) si	gnal output	(16 kHz)			
WMOD.3	ΧΤ <sub>ir</sub>	<sub>ո</sub> Inpւ	ıt Level Co	ontrol Bit					
	0	Inpu	it level to X	T <sub>in</sub> pin is lo	w; 1-bit rea	ad-only add	ressable fo	or tests	
	1					ad-only add			
WMOD.2	Ena	ble/D	isable Wat	tch Timer l	Bit				
	0	Disa	ble watch t	timer and c	lear freque	ncy dividing	g circuits		
	1		ble watch t		•				
WMOD.1	Wat	ch Ti	mer Speed	l Control E	Bit				
	0	Nor	mal speed;	set IRQW	to 0.5 seco	nds			
	1	High	n-speed ope	eration; set	IRQW to 3	3.91 ms			
WMOD.0	Wat	ch Ti	mer Clock	Selection	Bit				
	0	1				s the watch	timer cloc	k (fw)	
	1		-		` '	ch timer clo		· ·	
		-							

#### NOTES:

- 1. System clock of 4.19 MHz and typical subsystem clock of 32.768 kHz are assumed.
- 2. RESET sets WMOD.3 to the current input level of the subsystem clock, XTin. If the input level is high, WMOD.3 is set to logic one; if low, WMOD.3 is cleared to zero along with all the other bits in the WMOD register.



MEMORY MAP KS57C5532/P5532

#### **NOTES**



**Oscillator Circuits** 

**Interrupts** 

**Power-Down** 

RESET

I/O Ports

**Timers and Timer/Counters** 

**DTMF Generator** 

**Serial I/O Interface** 

**Electrical Data** 

**Mechanical Data** 

KS57P5532 OTP

**Development Tools** 

KS57C5532/P5532 OSCILLATOR CIRCUITS

# 6

### **OSCILLATOR CIRCUITS**

#### **OVERVIEW**

The KS57C5532 microcontrollers have two oscillator circuits: a main system clock circuit, and a subsystem clock circuit. The CPU and peripheral hardware operate on the system clock frequency supplied through these circuits. Specifically, a clock pulse is required by the following peripheral modules:

- Basic timer
- Timer/counters 0 and 1
- Watch timer
- Serial I/O interface
- Clock output circuit

#### **CPU Clock Notation**

In this document, the following notation is used for descriptions of the CPU clock:

- fx Main system clock
- fxt Subsystem clock
- fxx Selected system clock

#### **Clock Control Registers**

When the system clock mode register, SCMOD, and the power control register, PCON, registers are both cleared to zero after RESET, the normal CPU operating mode is enabled, a main system clock of fx/64 is selected, and main system clock oscillation is initiated.

The PCON is used to select normal CPU operating mode or one of two power-down modes — stop or idle. Bits 3 and 2 of the PCON register can be manipulated by a STOP or IDLE instruction to engage stop or idle power-down mode.

The SCMOD, lets you select the *main system clock (fx)* or a *subsystem clock (fxt)* as the CPU clock and to start (or stop) main/sub system clock oscillation. The resulting clock source, either main system clock or subsystem clock, is referred to as the *selected system clock (fxx)*.

The main system clock is selected and oscillation started when all SCMOD bits are cleared to "0". By setting SCMOD.3, SCMOD.2 and SCMOD.0 to different values, you can select a subsystem clock source and start or stop main/sub system clock oscillation. To stop main system clock oscillation, You must use the stop instruction (assuming the main system clock is selected) or manipulate SCMOD.3 to "1" (assuming the sub system clock is selected).

The main system clock frequencies can be divided by 4, 8, or 64 and a subsystem clock frequencies can only be divided by 4. By manipulating PCON bits 1 and 0, you select one of the following frequencies as the CPU clock.



OSCILLATOR CIRCUITS KS57C5532/P5532

$$\frac{fx}{4} \quad , \ \frac{fx}{8} \quad , \quad \frac{fx}{64} \quad , \frac{fxt}{4}$$

#### Using a subsystem clock

If a subsystem clock is being used as the selected system clock, the idle power-down mode can be initiated by executing an IDLE instruction.

The watch timer and buzzer operate normally with a subsystem clock source, since they operate at very low speed (as low as  $122 \,\mu s$  at  $32.768 \, KHz$ ) and with very low power consumption.




Figure 6-1. Clock Circuit Diagram



KS57C5532/P5532 OSCILLATOR CIRCUITS

#### MAIN SYSTEM OSCILLATOR CIRCUITS

# XIN

Figure 6-2. Crystal/Ceramic Oscillator




Figure 6-3. External Oscillator (fx)




Figure 6-4. RC Oscillator

#### SUBSYSTEM OSCILLATOR CIRCUITS




Figure 6-5. Crystal/Ceramic Oscillator




Figure 6-6. External Oscillator

OSCILLATOR CIRCUITS KS57C5532/P5532

#### **POWER CONTROL REGISTER (PCON)**

The power control register, PCON, is a 4-bit register that is used to select the CPU clock frequency and to control CPU operating and power-down modes. PCON can be addressed directly by 4-bit write instructions or indirectly by the instructions IDLE and STOP.

FB3H PCON.3 PCON.2 PCON.1 PCON	1.0
--------------------------------	-----

PCON bits 3 and 2 are addressed by the STOP and IDLE instructions, respectively, to engage the idle and stop power-down modes. Idle and stop modes can be initiated by these instruction despite the current value of the enable memory bank flag (EMB). PCON bits 1 and 0 are used to select a specific system clock frequency. There are two basic choices:

- Main system clock (fx) or subsystem clock (fxt);
- Divided fx clock frequency of 4, 8, or 64.

PCON.1 and PCON.0 settings are also connected with the system clock mode control register, SCMOD. If SCMOD.0 = "0" the main system clock is always selected by the PCON.1 and PCON.0 setting; if SCMOD.0 = "1" the subsystem clock is selected.

RESET sets PCON register values (and SCMOD) to logic zero: SCMOD.3 and SCMOD.0 select the main system clock (fx) and start clock oscillation; PCON.1 and PCON.0 divide the selected fx frequency by 64, and PCON.3 and PCON.2 enable normal CPU operating mode.

Table 6-1. Power Control Register (PCON) Organization

PCON Bit Settings		Resulting CPU Operating Mode	
PCON.3	PCON.2		
0	0	Normal CPU operating mode	
0	1	Idle power-down mode	
1	0	Stop power-down mode	

PCON Bit Settings		Resulting CPU Clock Frequency	
PCON.1	PCON.0	If SCMOD.0 = "0"	If SCMOD.0 = "1"
0	0	fx/64	_
1	0	fx/8	_
1	1	fx/4	fxt/4

#### PROGRAMMING TIP — Setting the CPU Clock

To set the CPU clock to 0.89 MHz at 3.579545 MHz:

BITS EMB
SMB 15
LD A,#3H
LD PCON.A



KS57C5532/P5532 OSCILLATOR CIRCUITS

#### **INSTRUCTION CYCLE TIMES**

The unit of time that equals one machine cycle varies depending on whether the main system clock (fx) or a subsystem clock (fxt) is used, and on how the oscillator clock signal is divided (by 4, 8, or 64). Table 6–2 shows corresponding cycle times in microseconds.

Table 6-2. Instruction Cycle Times for CPU Clock Rates

Selected CPU Clock	Resulting Frequency	Oscillation Source	Cycle Time (µsec)
fx/64	55.9 kHz	fx = 3.579545 MHz	17.88
fx/8	447.4 kHz		2.23
fx/4	0.89 MHz		1.12
fxt/4	8.19 kHz	fxt = 32.768 kHz	122.0

#### SYSTEM CLOCK MODE REGISTER (SCMOD)

The system clock mode register, SCMOD, is a 4-bit register that is used to select the CPU clock and to control main system clock oscillation. RESET clears all SCMOD values to logic zero, selecting the main system clock (fx) as the CPU clock and starting clock oscillation.

Only SCMOD.0, SCMOD.2 and SCMOD.3 bits of the SCMOD register can be manipulated by 1-bit write instructions. (In other words, SCMOD.0 SCMOD.2 and SCMOD.3 cannot be modified simultaneously by a 4-bit write.) Bit 1 is always logic zero.

FB7H	SCMOD.3	SCMOD.2	"0"	SCMOD.0
------	---------	---------	-----	---------

A subsystem clock (fxt) can be selected as the system clock by manipulating the SCMOD.3 and SCMOD.0 bit settings. If SCMOD.3 = "0" and SCMOD.0 = "1", the subsystem clock is selected and main system clock oscillation continues. If SCMOD.3 = "1" and SCMOD.0 = "1", fxt is selected, but main system clock oscillation stops.

Even if you have selected fx as the CPU clock, setting SCMOD.3 to "1" will not stop main system clock oscillation, but malfuction may be occured. To operate safely, main system clock should be stopped by a stop instruction in main system clock mode.

Table 6-3. System Clock Mode Register (SCMOD) Organization

SCMOD Re	egister Bit Settings	Resulting	Clock Selection
SCMOD.3	SCMOD.0	CPU Clock	fx Oscillation
0	0	fx	On
0	1	fxt	On
1	1	fxt	Off

Table 6-4. SCMOD.2 for Sub-Oscillation on/off

SCMOD.2	Sub-oscillation on/off	
0	Enable sub system clock	
1	Disable sub system clock	



OSCILLATOR CIRCUITS KS57C5532/P5532

#### **SWITCHING THE CPU CLOCK**

Together, bit settings in the power control register, PCON, and the system clock mode register, SCMOD, determine whether a main system or a subsystem clock is selected as the CPU clock, and also how this frequency is to be divided. This makes it possible to switch dynamically between main and subsystem clocks and to modify operating frequencies.

SCMOD.3 and SCMOD.0 select the main system clock (fx) or a subsystem clock (fxt) and start or stop main system clock oscillation. PCON.1 and PCON.0 control the frequency divider circuit, and divide the selected fx clock by 4, 8, or 64.

#### NOTE

A clock switch operation does not go into effect immediately when you make the SCMOD and PCON register modifications — the previously selected clock continues to run for a certain number of machine cycles.

For example, you are using the default CPU clock (normal operating mode and a main system clock of fx/64) and you want to switch from the fx clock to a subsystem clock and to stop the main system clock. To do this, you first need to set SCMOD.0 to "1". This switches the clock from fx to fxt but allows main system clock oscillation to continue. Before the switch actually goes into effect, a certain number of machine cycles must elapse. After this time interval, you can then disable main system clock oscillation by setting SCMOD.3 to "1".

This same 'stepped' approach must be taken to switch from a subsystem clock to the main system clock: first, clear SCMOD.3 to "0" to enable main system clock oscillation. Then, after a certain number of machine cycles has elapsed, select the main system clock by clearing all SCMOD values to logic zero.

Following a RESET, CPU operation starts with the lowest main system clock frequency of 15.3 µsec at 4.19 MHz after the standard oscillation stabilization interval of 31.3 ms has elapsed. Table 6-5 details the number of machine cycles that must elapse before a CPU clock switch modification goes into effect.

	AFTER		SCMOD.0 = 0					SCMOD.0 = 1
BEFORE		PCON.1 = 0	PCON.0 = 0	PCON.1 = 1	PCON.0 = 0	PCON.1 = 1	PCON.0 = 1	
	PCON.1 = 0	N	/A	1 Machi	ne Cycle	1 Machi	ne Cycle	N/A
	PCON.0 = 0							
SCMOD.0 = 0	PCON.1 = 1	8 Machir	ne Cycles	N	/A	8 Machir	ne Cycles	N/A
	PCON.0 = 0							
	PCON.1 = 1	16 Machi	ne Cycles	16 Machi	ne Cycles	N.	/A	fx/4fxt
	PCON.0 = 1							
SCMOD.0 = 1		N	/A	N	/A	fx/4fxt	(M/C)	N/A

Table 6-5. Elapsed Machine Cycles During CPU Clock Switch

#### NOTES:

- 1. Even if oscillation is stopped by setting SCMOD.3 during main system clock operation, the stop mode is not entered.
- Since the Xin input is connected internally to V<sub>SS</sub> to avoid current leakage due to the crystal oscillator in stop mode, do
  not set SCMOD.3 to "1", or stop instruction when an external clock is used as the main system clock.
- 3. When the system clock is switched to the subsystem clock, it is necessary to disable any interrupts which may occur during the time intervals shown in Table 6-5.
- 4. 'N/A' means 'not available'.



KS57C5532/P5532 OSCILLATOR CIRCUITS

#### PROGRAMMING TIP — Switching Between Main System and Subsystem Clock

1. Switch from the main system clock to the subsystem clock:

MA2SUB **BITS** SCMOD.0 Switches to subsystem clock CALL DLY80 Delay 80 machine cycles **BITS** SCMOD.3 ; Stop the main system clock RET DLY80 A,#0FH LD DEL1 NOP NOP **DECS** DEL1 JR RET

2. Switch from the subsystem clock to the main system clock:

SUB2MA BITR SCMOD.3 ; Start main system clock oscillation CALL DLY80 ; Delay 80 machine cycles BITR SCMOD.0 ; Switch to main system clock RET



OSCILLATOR CIRCUITS KS57C5532/P5532

#### **CLOCK OUTPUT MODE REGISTER (CLMOD)**

The clock output mode register, CLMOD, is a 4-bit register that is used to enable or disable clock output to the CLO pin and to select the CPU clock source and frequency. CLMOD is addressable by 4-bit write instructions only.

FD0H CLMOD.3 "0" CLMOD.1 CLMOD.0

RESET clears CLMOD to logic zero, which automatically selects the CPU clock as the clock source (without initiating clock oscillation), and disables clock output.

CLMOD.3 is the enable/disable clock output control bit; CLMOD.1 and CLMOD.0 are used to select one of four possible clock sources and frequencies: normal CPU clock, fxx/8, fxx/16, or fxx/64.

Table 6-5. Clock Output Mode Register (CLMOD) Organization

CLMOD Bit Settings		Resulting Clock Output		
CLMOD.1	CLMOD.0	Clock Source	Frequency	
0	0	CPU clock (fx/4, fx/8, fx/64 or fxt/4)	0.89 MHz, 447.4 kHz, 55.9 kHz	
0	1	fxx/8	447.4 kHz	
1	0	fxx/16	223.7 kHz	
1	1	fxx/64	55.9 kHz	

CLMOD.3	Result of CLMOD.3 Setting
0	Clock output is disabled
1	Clock output is enabled

**NOTE**: Frequencies assume that fxx = 3.579545 MHz.



KS57C5532/P5532 OSCILLATOR CIRCUITS

#### **CLOCK OUTPUT CIRCUIT**

The clock output circuit, used to output clock pulses to the CLO pin, has the following components:

- 4-bit clock output mode register (CLMOD)
- Clock selector
- Output latch
- Port mode flag
- CLO output pin (P2.2)




Figure 6-7. CLO Output Pin Circuit Diagram

#### **CLOCK OUTPUT PROCEDURE**

The procedure for outputting clock pulses to the CLO pin may be summarized as follows:

- 1. Disable clock output by clearing CLMOD.3 to logic zero.
- 2. Set the clock output frequency (CLMOD.1, CLMOD.0).
- 3. Load a "0" to the output latch of the CLO pin (P2.2).
- 4. Set the P2.2 mode flag (PM2.2) to output mode.
- 5. Enable clock output by setting CLMOD.3 to logic one.

OSCILLATOR CIRCUITS KS57C5532/P5532

#### PROGRAMMING TIP — CPU Clock Output to the CLO Pin

To output the CPU clock to the CLO pin:

BITS EMB
SMB 15
LD EA,#04H
LD PMG2,EA

LD A,#8H LD CLMOD,A



KS57C5532/P5532

# 7 INTERRUPTS

#### **OVERVIEW**

The KS57C5532's interrupt control circuit has five functional components:

- Interrupt enable flags (IEx)
- Interrupt request flags (IRQx)
- Interrupt master enable register (IME)
- Interrupt priority register (IPR)
- Power-down release signal circuit

Three kinds of interrupts are supported:

- Internal interrupts generated by on-chip processes
- External interrupts generated by external peripheral devices
- Quasi-interrupts used for edge detection and as clock sources

Table 7-1. Interrupt Types and Corresponding Port Pin(s)

Interrupt Type	Interrupt Name	Corresponding Port Pin
External interrupts	INTO, INT1, INT4	P1.0, P1.1, P1.3
Internal interrupts	INTB, INTT0, INTT1, INTS	Not applicable
Quasi-interrupts	INT2	P1.2, Ports 6 and 7 (KS0–KS7)
	INTW	Not applicable



INTERRUPTS KS57C5532/P5532

#### **Vectored Interrupts**

Interrupt requests may be processed as vectored interrupts in hardware, or they can be generated by program software. A vectored interrupt is generated when the following flags and register settings, corresponding to the specific interrupt (INTn) are set to logic one:

- Interrupt enable flag (IEx)
- Interrupt master enable flag (IME)
- Interrupt request flag (IRQx)
- Interrupt status flags (IS0, IS1)
- Interrupt priority register (IPR)

If all conditions are satisfied for the execution of a requested service routine, the start address of the interrupt is loaded into the program counter and the program starts executing the service routine from this address.

EMB and ERB flags for RAM memory banks and registers are stored in the vector address area of the ROM during interrupt service routines. The flags are stored at the beginning of the program with the VENT instruction. The initial flag values determine the vectors for resets and interrupts. Enable flag values are saved during the main routine, as well as during service routines. Any changes that are made to enable flag values during a service routine are not stored in the vector address.

When an interrupt occurs, the EMB and the ERB flag values before the interrupt is initiated are saved along with the program status word (PSW), and the enable flag values for the interrupt are fetched from the respective vector address. Then, if necessary, you can modify the enable flags during the interrupt service routine. When the interrupt service routine is returned to the main routine by the IRET instruction, the original values saved in the stack are restored and the main program continues program execution with these values.

#### **Software-Generated Interrupts**

To generate an interrupt request from software, the program manipulates the appropriate IRQx flag. When the interrupt request flag value is set, it is retained until all other conditions for the vectored interrupt have been met, and the service routine can be initiated.

#### **Multiple Interrupts**

By manipulating the two interrupt status flags (ISO and IS1), you can control service routine initialization and thereby process multiple interrupts simultaneously.

If more than four interrupts are being processed at one time, you can avoid possible loss of working register data by using the PUSH RR instruction to save register contents to the stack before the service routines are executed in the same register bank. When the routines have executed successfully, you can restore the register contents from the stack to working memory using the POP instruction.

#### **Power-Down Mode Release**

An interrupt (with the exception of INT0) can be used to release power-down mode (stop or idle). Interrupts for power-down mode release are initiated by setting the corresponding interrupt enable flag. Even if the IME flag is cleared to zero, power-down mode will be released by an interrupt request signal when the interrupt enable flag has been set. In such cases, the interrupt routine will not be executed since IME = "0".



KS57C5532/P5532




Figure 7-1. Interrupt Execution Flowchart



INTERRUPTS KS57C5532/P5532




Figure 7-2. Interrupt Control Circuit Diagram

KS57C5532/P5532 INTERRUPTS

#### **MULTIPLE INTERRUPTS**

The interrupt controller can service multiple interrupts in two ways: as two-level interrupts, where either all interrupt requests or only those of highest priority are serviced, or as multi-level interrupts, when the interrupt service routine for a lower-priority request is accepted during the execution of a higher priority routine.

#### **Two-Level Interrupt Handling**

Two-level interrupt handling is the standard method for processing multiple interrupts. When the IS1 and IS0 bits of the PSW (FB0H.3 and FB0H.2, respectively) are both logic zero, program execution mode is normal and all interrupt requests are serviced (see Figure 7–3).

Whenever an interrupt request is accepted, IS1 and IS0 are incremented by one, and the values are stored in the stack along with the other PSW bits. After the interrupt routine has been serviced, the modified IS1 and IS0 values are automatically restored from the stack by an IRET instruction.

ISO and IS1 can be manipulated directly by 1-bit write instructions, regardless of the current value of the enable memory bank flag (EMB). Before you can modify an interrupt status flag, however, you must first disable interrupt processing with a DI instruction.

When IS1 = "0" and IS0 = "1", all interrupt service routines are inhibited except for the highest priority interrupt currently defined by the interrupt priority register (IPR).




Figure 7-3. Two-Level Interrupt Handling



INTERRUPTS KS57C5532/P5532

#### **Multi-Level Interrupt Handling**

With multi-level interrupt handling, a lower-priority interrupt request can be executed while a high-priority interrupt is being serviced. This is done by manipulating the interrupt status flags, ISO and IS1 (see Table 7–2).

When an interrupt is requested during normal program execution, interrupt status flags ISO and IS1 are set to "1" and "0", respectively. This setting allows only highest-priority interrupts to be serviced. When a high-priority request is accepted, both interrupt status flags are then cleared to "0" by software so that a request of any priority level can be serviced. In this way, the high- and low-priority requests can be serviced in parallel (see Figure 7–4).

Process Status	Before INT		Effect of ISx Bit Setting	After INT ACK	
	IS1	IS0		IS1	IS0
0	0	0	All interrupt requests are serviced.	0	1
1	0	1	Only high-priority interrupts as determined by the current settings in the IPR register are serviced.	1	0
2	1	0	No additional interrupt requests will be serviced.	_	_
_	1	1	Value undefined	_	_

Table 7-2. IS1 and IS0 Bit Manipulation for Multi-Level Interrupt Handling




Figure 7-4. Multi-Level Interrupt Handling



KS57C5532/P5532 INTERRUPTS

#### **INTERRUPT PRIORITY REGISTER (IPR)**

The 4-bit interrupt priority register (IPR) is used to control multi-level interrupt handling. Its reset value is logic zero. Before the IPR can be modified by 4-bit write instructions, all interrupts must first be disabled by a DI instruction.

	FB2H	IME	IPR.2	IPR.1	IPR.0
--	------	-----	-------	-------	-------

By manipulating the IPR settings, you can choose to process all interrupt requests with the same priority level, or you can select one type of interrupt for high-priority processing. A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

**Table 7-3. Standard Interrupt Priorities** 

Interrupt	Default Priority
INTB, INT4	1
INT0	2
INT1	3
INTS	4
INTT0	5
INTT1	6

The MSB of the IPR, the interrupt master enable flag (IME), enables and disables all interrupt processing. Even if an interrupt request flag and its corresponding enable flag are set, a service routine cannot be executed until the IME flag is set to logic one. The IME flag can be directly manipulated by EI and DI instructions, regardless of the current enable memory bank (EMB) value.

**Table 7-4. Interrupt Priority Register Settings** 

IPR.2	IPR.1	IPR.0	Result of IPR Bit Setting
0	0	0	Normal interrupt handling according to default priority settings
0	0	1	Process INTB and INT4 interrupts at highest priority
0	1	0	Process INT0 interrupts at highest priority
0	1	1	Process INT1 interrupts at highest priority
1	0	0	Process INTS interrupts at highest priority
1	0	1	Process INTT0 interrupts at highest priority
1	1	0	Process INTT1 interrupts at highest priority

**NOTE**: During normal interrupt processing, interrupts are processed in the order in which they occur. If two or more interrupts occur simultaneously, the processing order is determined by the default interrupt priority settings shown in Table 7–3. Using the IPR settings, you can select specific interrupts for high-priority processing in the event of contention. When the high-priority (IPR) interrupt has been processed, waiting interrupts are handled according to their default priorities.



INTERRUPTS KS57C5532/P5532

#### PROGRAMMING TIP — Setting the INT Interrupt Priority

The following instruction sequence sets the INT1 interrupt to high priority:

BITS EMB SMB 15

DI ; IPR.3 (IME)  $\leftarrow$  0 LD A.#3H

LD A,#3H LD IPR.A

EI ; IPR.3 (IME)  $\leftarrow$  1

#### EXTERNAL INTERRUPT 0 and 1 MODE REGISTERS (IMOD0, IMOD1)

The following components are used to process external interrupts at the INTO and INT1 pin:

- Noise filtering circuit for INT0
- Edge detection circuit
- Two mode registers, IMOD0 and IMOD1

The mode registers are used to control the triggering edge of the input signal. IMOD0 and IMOD1 settings let you choose either the rising or falling edge of the incoming signal as the interrupt request trigger. The INT4 interrupt is an exception since its input signal generates an interrupt request on both rising and falling edges.

FB4H	IMOD0.3	"0"	IMOD0.1	IMOD0.0
FB5H	"0"	"0"	"0"	IMOD1.0

IMOD0 and IMOD1 bits are addressable by 4-bit write instructions. RESET clears all IMOD values to logic zero, selecting rising edges as the trigger for incoming interrupt requests.

Table 7-5. IMOD0 and IMOD1 Register Organization

Table 7-3. INIODO and INIOD I Register Organization					
IMOD0	IMOD0.3	0	IMOD0.1	IMOD0.0	Effect of IMOD0 Settings
	0				Select CPU clock for sampling
	1				Select fxx/64 sampling clock
			0	0	Rising edge detection
			0	1	Falling edge detection
			1	0	Both rising and falling edge detection
			1	1	IRQ0 flag cannot be set to "1"
					•

IMOD1	0	0	0	IMOD1.0	Effect of IMOD1 Settings
				0	Rising edge detection
				1	Falling edge detection



KS57C5532/P5532 INTERRUPTS

#### **EXTERNAL INTERRUPT 0 and 1 MODE REGISTERS (Continued)**

When a sampling clock rate of fx/64 is used for INT0, an interrupt request flag must be cleared before 16 machine cycles have elapsed. Since the INT0 pin has a clock-driven noise filtering circuit built into it, please take the following precautions when you use it:

- To trigger an interrupt, the input signal width at INT0 must be at least two times wider than the pulse width of the clock selected by IMOD0. This is true even when the INT0 pin is used for general-purpose input.
- Since the INT0 input sampling clock does not operate during stop or idle mode, you cannot use INT0 to release power-down mode.




Figure 7-5. Circuit Diagram for INT0 and INT1 Pins

When modifying the IMOD0 and IMOD1 registers, it is possible to accidentally set an interrupt request flag. To avoid unwanted interrupts, take these precautions when writing your programs:

- 1. Disable all interrupts with a DI instruction.
- 2. Modify the IMOD0 or IMOD1 register.
- 3. Clear all relevant interrupt request flags.
- 4. Enable the interrupt by setting the appropriate IEx flag.
- 5. Enable all interrupts with an El instructions.

INTERRUPTS KS57C5532/P5532

#### **EXTERNAL INTERRUPT 2 MODE REGISTER (IMOD2)**

The mode register for external interrupts at the INT2 pin, IMOD2 is addressable only by 4-bit write instructions. RESET clears all IMOD2 bits to logic zero.

FB6H	"0"	"0"	IMOD2.1	IMOD2.0

When IMOD2 is cleared to logic zero, INT2 uses the rising edge of an incoming signal as the interrupt request trigger. If a rising edge is detected at the INT2 pin, or when a falling edge is detected at any one of the pins KS0–KS7, the IRQ2 flag is set to logic one and a release signal for power-down mode is generated.

If one or more of the pins which are configured as key interrupt (KS0-KS1) are in low input, the key interrupt can not be occurred.

Table 7-6. IMOD2 Register Bit Settings

IMOD2	0	0	IMOD2.1	IMOD2.0	Effect of IMOD2 Settings
			0	0	Select rising edge at INT2 pin
			0	1	Select falling edge at KS4–KS7
			1	0	Select falling edge at KS2–KS7
			1	1	Select falling edge at KS0–KS7



KS57C5532/P5532




Figure 7-6. Circuit Diagram for INT2 and KS0-KS7 Pins

INTERRUPTS KS57C5532/P5532

#### PROGRAMMING TIP — Using INT2 as a Key Input Interrupt

When the INT2 interrupt is used as a key interrupt, the selected key interrupt source pin must be set to input:

1. When KS0-KS7 are selected (eight pins):

**BITS EMB** SMB 15 LD A,#3H IMOD2,A ; (IMOD2) ← #3H, KS0–KS7 falling edge select LD LD EA,#0FH LD PMG1,EA ; P7 ← input mode LD EA,#00H LD PMG3,EA ; P6 ← input mode LD EA,#30H ; Enable P6 and P7 pull-up resistors LD PUMOD1,EA

2. When KS2–KS7 are selected (six pins):

LD

**EMB BITS SMB** 15 A,#2H LD IMOD2,A ; (IMOD2) ← #2H, KS2–KS7 falling edge select LD LD EA,#0FH LD PMG1,EA ; P7 ← input mode LD EA,#0CH LD PMG3,EA ;  $P6.2-P6.3 \leftarrow input mode$ LD EA,#30H

; Enable P6 and P7 pull-up resistors

3. When KS4-KS7 are selected (four pins), P7 must be specified as a key strobe signal input:

PUMOD1,EA

**BITS EMB SMB** 15 LD A,#1H LD IMOD2,A ; (IMOD2) ← #1H, KS4–KS7 falling edge select LD EA,#0FH LD PMG1,EA ; P7 ← input mode LD EA,#20H ; Enable P7 pull-up resistor LD PUMOD1,EA



KS57C5532/P5532 INTERRUPTS

#### **INTERRUPT FLAGS**

There are three types of interrupt flags: interrupt request and interrupt enable flags that correspond to each interrupt, the interrupt master enable flag, which enables or disables all interrupt processing.

#### Interrupt Master Enable Flag (IME)

The interrupt master enable flag, IME, enables or disables all interrupt processing. Therefore, even when an IRQx flag is set and its corresponding IEx flag is enabled, the interrupt service routine is not executed until the IME flag is set to logic one.

The IME flag is located in the IPR register (IPR.3). It can be directly be manipulated by EI and DI instructions, regardless of the current value of the enable memory bank flag (EMB).

IME	IPR.2	IPR.1	IPR.0	Effect of Bit Settings
0				Inhibit all interrupts
1				Enable all interrupts

#### Interrupt Enable Flags (IEx)

IEx flags, when set to logical one, enable specific interrupt requests to be serviced. When the interrupt request flag is set to logic one, an interrupt will not be serviced until its corresponding IEx flag is also enabled.

Interrupt enable flags can be read, written, or tested directly by 1-bit instructions (BITS and BITR) or 4-bit instructions. IEx flags can be addressed directly at their specific RAM addresses, despite the current value of the enable memory bank (EMB) flag.

Address	Bit 3	Bit 2	Bit 1	Bit 0
FB8H	IE4	IRQ4	IEB	IRQB
FBAH	0	0	IEW	IRQW
FBBH	0	0	IET1	IRQT1
FBCH	0	0	IET0	IRQT0
FBDH	0	0	IES	IRQS
FBEH	IE1	IRQ1	IE0	IRQ0
FBFH	0	0	IE2	IRQ2

Table 7-7. Interrupt Enable and Interrupt Request Flag Addresses

#### NOTES:

- 1. IEx refers to all interrupt enable flags.
- 2. IRQx refers to all interrupt request flags.
- 3. IEx = 0 is interrupt disable mode.
- 4. IEx = 1 is interrupt enable mode.

INTERRUPTS KS57C5532/P5532

#### Interrupt Request Flags (IRQx)

Interrupt request flags, are read/write addressable by 1-bit or 4-bit instructions.IRQx flags can be addressed directly at their specific RAM addresses, regardless of the current value of the enable memory bank (EMB) flag.

When a specific IRQx flag is set to logic one, the corresponding interrupt request is generated. The flag is then automatically cleared to logic zero when the interrupt has been serviced. Exceptions are the watch timer interrupt request flags, IRQW, and the external interrupt 2 flag IRQ2, which must be cleared by software after the interrupt service routine has executed. IRQx flags are also used to execute interrupt requests from software. In summary, follow these guidelines for using IRQx flags:

- 1. IRQx is set to request an interrupt when an interrupt meets the set condition for interrupt generation.
- 2. IRQx is set to "1" by hardware and then cleared by hardware when the interrupt has been serviced (with the exception of IRQW and IRQ2).
- 3. If IRQx is set to "1" by software, an interrupt is also generated.

When two interrupts share the same service routine start address, interrupt processing may occur in one of two ways:

- When only one interrupt is enabled, the IRQx flag is cleared automatically when the interrupt has been serviced.
- When two interrupts are enabled, the request flag is not automatically cleared so that the user has an opportunity to locate the source of the interrupt request. In this case, the IRQx setting must be cleared manually using a BTSTZ instruction.

Table 7-8. Interrupt Request Flag Conditions and Priorities

Interrupt Source	Internal / External	Pre-condition for IRQx Flag Setting	Interrupt Priority	IRQ Flag Name
INTB	I	Reference time interval signal from basic timer	1	IRQB
INT4	Е	Both rising and falling edges detected at INT4	1	IRQ4
INT0	Е	Rising or falling edge detected at INT0 pin	2	IRQ0
INT1	Е	Rising or falling edge detected at INT1 pin	3	IRQ1
INTS	I	Completion signal for serial transmit-and-receive or receive-only operation	4	IRQS
INTT0	I	Signals for TCNT0 and TREF0 registers match	5	IRQT0
INTT1	I	Signals for TCNT1 and TREF1 registers match	6	IRQT1
INT2 <sup>(note)</sup>	E	Rising edge detected at INT2 or else a falling edge is detected at any of the KS0–KS7 pins	_	IRQ2
INTW	I	Time interval of 0.5 secs or 3.19 msecs	_	IRQW

**NOTE**: The quasi-interrupt INT2 is only used for testing incoming signals.



## PROGRAMMING TIP — Enabling the INTB and INT4 Interrupts

To simultaneously enable INTB and INT4 interrupts:

```
INTB
           DI
           BTSTZ
                                                ; IRQB = 1?
                        IRQB
                                                ; If no, INT4 interrupt; if yes, INTB interrupt is processed
            JR
                        INT4
           ΕI
           IRET
NT4
           BITR
                        IRQ4
                                               ; INT4 is processed
           ΕI
           IRET
```

To simultaneously enable INTT0 and INTT1B interrupts:

```
INTT0
           DI
           BTSTZ
                       IRQT0
                                               ; IRQB = 1?
                                               ; If no, INTT1B interrupt; if yes, INTT0 interrupt is
           JR
                       INTT1B
                                               ; processed
           ΕI
           IRET
INTT1B
           BITR
                       IRQT2
                                               ; INTT1B is processed
           ΕI
           IRET
```

INTERRUPTS KS57C5532/P5532

## **NOTES**



KS57C5532/P5532 POWER-DOWN

# 8 POWER-DOWN

#### **OVERVIEW**

The KS57C5532 microcontroller has two power-down modes to reduce power consumption: idle and stop. Idle mode is initiated by the IDLE instruction and stop mode by the instruction STOP. (Several NOP instructions must always follow an IDLE or STOP instruction in a program.) In idle mode, the CPU clock stops while peripherals and the oscillation source continue to operate normally.

When RESET occurs during normal operation or during a power-down mode, a reset operation is initiated and the CPU enters idle mode. When the standard oscillation stabilization time interval (31.3 ms at 4.19 MHz) has elapsed, normal CPU operation resumes.

In stop mode, main system clock oscillation is halted (assuming it is currently operating), and peripheral hardware components are powered-down. The effect of stop mode on specific peripheral hardware components — CPU, basic timer, serial I/O, timer/counters, and watch timer — and on external interrupt requests, is detailed in Table 8-1.

Idle or stop modes are terminated either by a RESET, or by an interrupt with the exception of INTO, which are enabled by the corresponding interrupt enable flag, IEx. When power-down mode is terminated by RESET input, a normal reset operation is executed. Assuming that both the interrupt enable flag and the interrupt request flag are set to "1", power-down mode is released immediately upon entering power-down mode.

When an interrupt is used to release power-down mode, the operation differs depending on the value of the interrupt master enable flag (IME):

- If the IME flag = "0", if the power down mode release signal is generated, after releasing the power-down mode, program execution starts immediately under the instruction to enter power down mode without execution of interrupt service routine. The interrupt request flag remains set to logic one.
- If the IME flag = "1", if the power down mode release signal is generated, after releasing the power down mode, two instructions following the instruction to enter power down mode are executed first and the interrupt service routine is executed, finally program is resumed.
  However, when the release signal is caused by INT2 or INTW, the operations is identical to the IME = "0" condition because INT2 and INTW are a quasi-interrupt.

#### **NOTE**

Do not use stop mode if you are using an external clock source because  $X_{in}$  input must be restricted internally to  $V_{SS}$  to reduce current leakage



POWER-DOWN KS57C5532/P5532

Table 8-1. Hardware Operation During Power-Down Modes

Operation	Stop Mode (STOP)	Idle Mode (IDLE)
Clock oscillator	System clock oscillation stops	CPU clock oscillation stops (system clock oscillation continues)
Basic timer	Basic timer stops	Basic timer operates (with IRQB set at each reference interval)
Serial interface	Operates only if external SCK input is selected as the serial I/O clock	Operates if a clock other than the CPU clock is selected as the serial I/O clock
Timer/counter 0	Operates only if TCL0 is selected as the counter clock	Timer/counter 0 operates
Timer/counter 1	Operates only if TCL1 is selected as the counter clock	Timer/counter 1 operates
Watch timer	Watch timer operation is stopped	Watch timer operates
External interrupts	INT0, INT1, INT2, and INT4 are acknowledged	INT1, INT2, and INT4 are acknowledged; INT0 is not serviced
CPU	All CPU operations are disabled	All CPU operations are disabled
Power-down mode release signal	Interrupt request signals (except INT0) are enabled by an interrupt enable flag or by RESET input	Interrupt request signals (except INT0) are enabled by an interrupt enable flag or by RESET input



#### **IDLE MODE TIMING DIAGRAMS**




Figure 8-1. Timing When Idle Mode is Released by RESET




Figure 8-2. Timing When Idle Mode is Released by an Interrupt

POWER-DOWN KS57C5532/P5532

#### STOP MODE TIMING DIAGRAMS




Figure 8-3. Timing When Stop Mode is Released by RESET




Figure 8-4. Timing When Stop Mode is Released by an Interrupt



## PROGRAMMING TIP — Reducing Power Consumption for Key Input Interrupt Processing

The following code shows interrupt processing for key inputs to reduce power consumption. In this example, the system clock source is switched from the main system clock to a subsystem clock:

KEYCLK	DI			
	CALL	MA2SUB	;	$\begin{array}{ll} \text{Main system clock} \rightarrow \text{subsystem clock switch} \\ ; & \text{subroutine} \end{array}$
	SMB	15		
	LD	EA,#00H		
	LD	P4,EA	;	All key strobe outputs to low level
	LD	A,#3H		
	LD	IMOD2,A	;	Select KS0–KS7 enable
	SMB	0		
	BITR	IRQ2		
01.140.4	BITS	IE2		
CLKS1	BTSTZ	IRQ2		
	JR	CIDLE		
	CALL	SUB2MA	;	Subsystem clock $\rightarrow$ main system clock switch ; subroutine
	EI			
	RET			
CIDLE	IDLE		;	Engage idle mode
	NOP			
	NOP			
	NOP			
	JPS	CLKS1		

POWER-DOWN KS57C5532/P5532

#### PORT PIN CONFIGURATION FOR POWER-DOWN

The following method describes how to configure I/O port pins to reduce power consumption during power-down modes (stop, idle):

**Condition 1:** If the microcontroller is not configured to an external device:

- 1. Connect unused port pins according to the information in Table 8-2.
- 2. Disable all pull-up resistors for output pins by making the appropriate modifications to the pull-up resistor mode register, PUMOD. Reason: If output goes low when the pull-up resistor is enabled, there may be unexpected surges of current through the pull-up.
- Disable pull-up resistors for input pins configured to V<sub>DD</sub> or V<sub>SS</sub> levels in order to check the current input option. Reason: If the input level of a port pin is set to V<sub>SS</sub> when a pull-up resistor is enabled, it will draw an unnecessarily large current.

**Condition 2:** If the microcontroller is configured to an external device and the external device's V<sub>DD</sub> source is turned off in power-down mode.

- 1. Connect unused port pins according to the information in Table 8-2.
- 2. Disable the pull-up resistors of output pins by making the appropriate modifications to the pull-up resistor mode register, PUMOD. Reason: If output goes low when the pull-up resistor is enabled, there may be unexpected surges of current through the pull-up.
- Disable pull-up resistors for input pins configured to V<sub>DD</sub> or V<sub>SS</sub> levels in order to check the current input option. Reason: If the input level of a port pin is set to V<sub>SS</sub> when a pull-up resistor is enabled, it will draw an unnecessarily large current.
- 4. Disable the pull-up resistors of input pins connected to the external device by making the necessary modifications to the PUMOD register.
- 5. Configure the output pins that are connected to the external device to low level. Reason: When the external device's  $V_{DD}$  source is turned off, and if the microcontroller's output pins are set to high level,  $V_{DD} 0.7$  V is supplied to the  $V_{DD}$  of the external device through its input pin. This causes the device to operate at the level  $V_{DD} 0.7$  V. In this case, total current consumption would not be reduced.
- 6. Determine the correct output pin state necessary to block current pass in according with the external transistors (PNP, NPN).



#### RECOMMENDED CONNECTIONS FOR UNUSED PINS

To reduce overall power consumption, please configure unused pins according to the guidelines described in Table 8-2.

Table 8-2. Unused Pin Connections for Reducing Power Consumption

Pin/Share Pin Names	Recommended Connection
P0.0 / SCK P0.1 / SO P0.2 / SI P0.3 / BTCO	Input mode: Connect to V <sub>DD</sub> Output mode: No connection
P1.0 / INT0-P1.2 / INT2	Connect to V <sub>DD</sub>
P1.3 / INT4	Connect to V <sub>SS</sub>
P2.0 / TCLO0 P2.1 / TCLO1 P2.2 / CLO P2.3 / BUZ P3.0 / TCL0 P3.1 / TCL1 P3.2 P3.3 P4.0-P4.3 P5.0-P5.3 P6.0 / KS0-P6.3 / KS3 P7.0 / KS4-P7.3 / KS7 P8.0-P8.3 P9.0-P9.3 P10.0-P10.3 P11.0-P11.3 P13.0-P13.2	Input mode: Connect to V <sub>DD</sub> Output mode: No connection
P12.0-P12.3	Input mode: Connect to V <sub>SS</sub>
	Output mode: No connection
DTMF	No connection
NC	Connect to V <sub>SS</sub>



POWER-DOWN KS57C5532/P5532

## **NOTES**



## 9 RESET

#### **OVERVIEW**

When a RESET signal is input during normal operation or power-down mode, a hardware RESET operation is initiated and the CPU enters idle mode. Then, when the standard oscillation stabilization interval of 36.6 ms at 3.579545 MHz has elapsed, normal system operation resumes.

Regardless of when the RESET occurs — during normal operating mode or during a power-down mode — most hardware register values are set to the RESET values described in Table 9–1. The current status of several register values is, however, always retained when a RESET occurs during idle or stop mode; If a RESET occurs during normal operating mode, their values are undefined. Current values that are retained in this case are as follows:

- Carry flag
- General-purpose registers E, A, L, H, X, W, Z, and Y
- Serial I/O buffer register (SBUF)




Figure 9-1. Timing for Oscillation Stabilization after RESET

#### HARDWARE REGISTER VALUES AFTER RESET

Table 9-1 gives you detailed information about hardware register values after a RESET occurs during power-down mode or during normal operation.



RESET KS57C5532/P5532

Table 9-1. Hardware Register Values after RESET

Hardware Component or Subcomponent	If RESET Occurs During Power-Down Mode	If RESET Occurs During Normal Operation	
Program counter (PC)	Lower six bits of address 0000H are transferred to PC13–8, and the contents of 0001H to PC7–0.	Lower six bits of address 0000H are transferred to PC13–8, and the contents of 0001H to PC7–0.	
Program Status Word (PSW):			
Carry flag ©	Values retained	Undefined	
Skip flag (SC0–SC2)	0	0	
Interrupt status flags (IS0, IS1)	0	0	
Bank enable flags (EMB, ERB)	Bit 6 of address 0000H in program memory is transferred to the ERB flag, and bit 7 of the address to the EMB flag.	Bit 6 of address 0000H in program memory is transferred to the ERB flag, and bit 7 of the address to the EMB flag.	
Stack pointer (SP)	Undefined	Undefined	
Data Memory (RAM):			
General registers E, A, L, H, X, W, Z, Y	Values retained	Undefined	
General-purpose registers	Values retained (note)	Undefined	
Bank selection registers (SMB, SRB)	0, 0	0, 0	
BSC register (BSC0-BSC3)	0	0	
Clocks:			
Power control register (PCON)	0	0	
Clock output mode register (CLMOD)	0	0	
System clock mode register (SCMOD)	0	0	
Interrupts:			
Interrupt request flags (IRQx)	0	0	
Interrupt enable flags (IEx)	0	0	
Interrupt priority flag (IPR)	0	0	
Interrupt master enable flag (IME)	0	0	
INT0 mode register (IMOD0)	0	0	
INT1 mode register (IMOD1)	0	0	
INT2 mode register (IMOD2)	0	0	

 $\textbf{NOTE}: \quad \text{The values of the 0F8H} - \text{0FDH are not retained when a RESET signal } \ \text{is input}.$ 



Table 9-1. Hardware Register Values after RESET (Continued)

Hardware Component or Subcomponent	If RESET Occurs During Power-Down Mode	If RESET Occurs During Normal Operation
I/O Ports:		
Output buffers	Off	Off
Output latches	0	0
Port mode flags (PM)	0	0
Pull-up resistor mode reg (PUMOD1/2)	0	0
Basic Timer:		
Count register (BCNT)	Undefined	Undefined
Mode register (BMOD)	0	0
Mode register (WDMOD)	A5H	A5H
Counter clear flag (WDTCF)	0	0
Timer/Counters 0 and 1:		
Count registers (TCNT0/1)	0	0
Reference registers (TREF0/TREF1)	FFH,FFFFH	FFH,FFFFH
Mode registers (TMOD0/TMOD1)	0	0
Output enable flags (TOE0/1)	0	0
Watch Timer:		
Watch timer mode register (WMOD)	0	0
Serial I/O interface:		
SIO mode resister (SMOD)	0	0
SIO interface buffer (SBUF)	Values retained	Undefined
N-Channel Open-Drain Mode Register	:	
PNE1	0	0
DTMF Generator:		
DTMF mode register (DTMR)	0	0



RESET KS57C5532/P5532

## **NOTES**



# **10** 1/0 PORTS

#### **OVERVIEW**

The KS57C5532 has 1 input port and 13 I/O ports. Pin addresses for all I/O ports are mapped in bank 15 of the RAM. The contents of I/O port pin latches can be read, written, or tested at the corresponding address using bit manipulation instructions.

There are total of 4 input pins and 51 configurable I/O pin for a maximum number of 55 I/O pins.

#### **Port Mode Flags**

Port mode flags (PM) are used to configure I/O ports 0, 4, 5, and 7 (port mode group 1), ports 2 and 3 (port mode group 2), ports 6 and 8 (port mode group 3), and ports 9, 10, 11, 12, and 13 (port mode group 4) to input or output mode by setting or clearing the corresponding I/O buffer. PM flags are grouped in four 8-bit registers, and are addressable by 8-bit write instructions only.

#### **PUMOD Control Register**

The pull-up register mode registers (PUMOD1 and 2) are 8-bit registers used to assign internal pull-up resistors by software to specific I/O ports and pull-down resistors to port 12.

When configurable I/O ports 0, 2, 3, 6, 8, 9 10,11,12, and 13 serves as an output pin, its assigned pull-up/down resistor is automatically disabled, even though the pin's pull-up/down resistor is enabled by a corresponding bit setting in the pull-up resistor mode register (PUMOD).

PUMOD1 and 2 are addressable by 8-bit write instructions only. RESET clears PUMOD register values to logic zero, automatically disconnecting all software-assignable port pull-up/down resistors.

Port	I/O	Pins	Pin Names	Address	Function Description
0	I/O	4	P0.0–P0.3	FF0H	4-bit I/O port. 1-bit and 4-bit read/write and test is possible. Individual pins are software configurable as input or output. 4-bit pull-up resistors are assignable by software.; pull-up resistors are automatically disabled for output pins.
1	I	4	P1.0-P1.3	FF1H	<ul><li>4-bit input port.</li><li>1-bit and 4-bit read and test is possible.</li><li>4-bit pull-up resistors are software assignable by software to port 1.</li></ul>
2	I/O	4	P2.0-P2.3	FF2H	Same as port 0.
3	I/O	4	P3.0-P3.3	FF3H	Same as port 0.

Table 10-1. I/O Port Overview



I/O PORTS KS57C5532/P5532

Table 10-1. I/O Port Overview (Continued)

Port	I/O	Pins	Pin Names	Address	Function Description
4, 5	I/O	8	P4.0–P4.3 P5.0–P5.3	FF4H FF5H	4-bit I/O ports.  1-bit and 4-bit read/write/test is possible.  4-bit pull-up resisters are software assignable to input pins and are automatically disable for output pins. N-channel open-drain or push-pull output can be selected by software.  Ports 4 and 5 can be paired to support 8-bit data transfer.
6, 7	I/O	8	P6.0–P6.3 P7.0–P7.3	FF6H FF7H	4-bit I/O ports.  1-bit and 4-bit read/write/test is possible. Port 6 pins are individually software configurable as input or output.  4-bit pull-up resistors are software assignable; pull-up resistors are automatically disabled for output pins. Ports 6 and 7 can be paired for 8-bit data transfer.
8	I/O	4	P8.0-P8.3	FF8H	Same as port 0.
9	I/O	4	P9.0–P9.3	FF9H	4-bit I/O port.  1-bit and 4-bit read/write and test is possible.  4-bit pull-up resistors are assignable by software.; pull-up resistors are automatically disabled for output pins.
10, 11	I/O	4	P10.0-P10.3	FFAH FFBH	Same as port 9. Ports 10 and 11 can be paired to support 8-bit data transfer.
12	I/O	4	P12.0-P12.3	FFCH	4-bit I/O port. 1-bit and 4-bit read/write and test is possible. Individual pins are software configurable as input or output. 4-bit pull-down resistors are assignable by software.; pull-down resistors are automatically disabled for output pins.
13	I/O	4	P13.0-P13.2	FFDH	3-bit I/O port. 1-bit and 4-bit read/write and test is possible. 3-bit pull-up resistors are assignable by software.; pull-up resistors are automatically disabled for output pins.



Table 10-2. Port Pin Status During Instruction Execution

Instruction Type	struction Type Example		Input Mode Status	Output Mode Status	
1-bit test 1-bit input 4-bit input 8-bit input	BTST LDB LD LD	P0.1 C,P1.3 A,P7 EA,P4	Input or test data at each pin	Input or test data at output latch	
1-bit output	BITR	P2.3	Output latch contents undefined	Output pin status is modified	
4-bit output 8-bit output	LD LD	P2,A P6,EA	Transfer accumulator data to the output latch	Transfer accumulator data to the output pin	

#### **PORT MODE FLAGS (PM FLAGS)**

Port mode flags (PM) are used to configure I/O ports 0 and 2–13 to input or output mode by setting or clearing the corresponding I/O buffer.

For convenient program reference, PM flags are organized into four groups — PMG1, PMG2, PMG3, and PMG4 as shown in Table n. PM flags are addressable by 8-bit write instructions only.

When a PM flag is "0", the port is set to input mode; when it is "1", the port is enabled for output. RESET clears all port mode flags to logic zero, automatically configuring the corresponding I/O ports to input mode.

**Table 10-3. Port Mode Group Flags** 

PM Group ID	Address	Bit 3	Bit 2	Bit 1	Bit 0
PMG1	FE8H	PM0.3	PM0.2	PM0.1	PM0.0
	FE9H	PM7	"0"	PM5	PM4
PMG2	FEAH	PM2.3	PM2.2	PM2.1	PM2.0
	FEBH	PM3.3	PM3.2	PM3.1	PM3.0
PMG3	FECH	PM6.3	PM6.2	PM6.1	PM6.0
	FEDH	PM8.3	PM8.2	PM8.1	PM8.0
PMG4	FEEH	PM12.3	PM12.2	PM12.1	PM12.0
	FEFH	PM13	PM11	PM10	PM9

NOTE: If bit = "0", the corresponding I/O pin is set to input mode. If bit = "1", the pin is set to output mode: PM0.0 for P0.0 PM4 for port 4 and so on.. All flags are cleared to "0" following RESET.



I/O PORTS KS57C5532/P5532

## PROGRAMMING TIP — Configuring I/O Ports to Input or Output

Configure P0.3 and P2 as an output port and the other ports as input ports:

BITS	EMB	
SMB	15	
LD	EA,#08H	
LD	PMG1,EA	; P0.3 ← Output, P0.0–0.2, P4, P5, P7 ← Input
LD	EA,#0FH	
LD	PMG2,EA	; P2 ← Output, P3 ← Input
LD	EA,#00H	
LD	PMG3,EA	; P6, P8 ← Input
LD	PMG4,EA	; P9, P10, P11, P12, P13 ← Input



#### **PULL-UP RESISTOR MODE REGISTER (PUMOD)**

The pull-up resistor mode registers (PUMOD1 and 2) are 8-bit registers used to assign internal pull-up resistors by software to specific I/O ports and pull-down resistor to port 12. When a configurable I/O port pin is used as an output pin, its assigned pull-up resisters automatically disabled, even though the pin's pull-up is enabled by a corresponding PUMOD bit setting.

PUMOD1 and PUMOD2 are addressable by 8-bit write instructions only. RESET clears PUMOD register values to logic zero, automatically disconnecting all software-assignable port pull-up and down resistors.

Table 10-4. Pull-up Resistor Mode Register (PUMOD) Organization

PUMOD ID	Address	Bit 3	Bit 2	Bit 1	Bit 0
PUMOD1	FDCH	PUR3	PUR2	PUR1	PUR0
	FDDH	PUR9	PUR8	PUR7	PUR6
PUMOD2	FDEH	PUR13	PDR12	PUR11	PUR10
	FDFH	"0"	"0"	PUR5	PUR4

**NOTE:** When bit = "1", pull-up resistors are assigned to the corresponding I/O port: PUR3 for port 3, PUR2 for port 2, and so on. If bit PDR12 is set to 1, pull-down resistors are assigned to port 12.

#### PROGRAMMING TIP — Enabling and Disabling I/O Port Pull-up Resistors

P6-P9 enable pull-up resistors, P0-P3 disable pull-up resistors.

BITS EMB SMB 15 LD EA,#0F0H

LD PUMOD1,EA ; P6-P9 enable

#### N-CHANNEL OPEN DRAIN MODE REGISTER (PNE)

The n-channel open-drain mode register (PNE1) is ports 4, 5 to n-channel, open-drain or as push-pull outputs, when a bit in the PNE resister is set to "1", the corresponding output pin is configured to n-channel open-drain; when set to "0", the output pin is configured to push-pull. The all PNE resisters consist of 8-bit resisters only.

Table 10-5. N-Channel Open Drain Move Register (PNE) Organization

PNE ID	Address	Bit 3	Bit 2	Bit 1	Bit 0
PNE1	FDAH	PNE4.3	PNE4.2	PNE4.1	PNE4.0
	FDBH	PNE5.3	PNE5.2	PNE5.1	PNE.0

I/O PORTS KS57C5532/P5532

#### **PORT 0 CIRCUIT DIAGRAM**




Figure 10-1. Port 0 Circuit Diagram



#### **PORT 1 CIRCUIT DIAGRAM**




Figure 10-2. Port 1 Circuit Diagram

I/O PORTS KS57C5532/P5532

#### PORT 0, 2, 3, 6, 8 CIRCUIT DIAGRAM




Figure 10-3. Port 0, 2, 3, 6, and 8 Circuit Diagram



## **PORT 4, 5 CIRCUIT DIAGRAM**




Figure 10-4. Port 4 and 5 Circuit Diagram

I/O PORTS KS57C5532/P5532

## PORT 7, 9, 10, 11, 13 CIRCUIT DIAGRAM




Figure 10-5. Port 7, 9, 10, 11, and 13 Circuit Diagram



#### **PORT 12 CIRCUIT DIAGRAM**




Figure 10-6. Port 12 Circuit Diagram

I/O PORTS KS57C5532/P5532

## **NOTES**



11

## **TIMERS and TIMER/COUNTERS**

#### **OVERVIEW**

The KS57C5532 microcontroller has four timer and timer/counter modules:

- 8-bit basic timer (BT)
- 8-bit timer/counters (TC0, 1)
- Watch timer (WT)

The 8-bit basic timer (BT) is the microcontroller's main interval timer. It generates an interrupt request at a fixed time interval when the appropriate modification is made to its mode register. When the contents of the basic timer counter register BCNT overflows, a pulse is output to the basic timer output pin, BTCO. The basic timer also functions as a 'watchdog' timer and is used to determine clock oscillation stabilization time when stop mode is released by an interrupt and after a RESET.

The 8-bit timer/counters (TC0, 1) are programmable timer/counters that are used primarily for event counting and for clock frequency modification and output. In addition, TC0 generates a clock signal that can be used by the serial I/O interface.

The watch timer (WT) module consists of an 8-bit watch timer mode register, a clock selector, and a frequency divider circuit. Watch timer functions include real-time and watch-time measurement, system clock interval timing, and buzzer output generation.



#### **BASIC TIMER (BT)**

#### **OVERVIEW**

The 8-bit basic timer (BT) has six functional components:

- Clock selector logic
- 4-bit mode register (BMOD)
- 8-bit counter register (BCNT)
- Output enable flag (BOE)
- 8-bit watchdog timer mode register (WDMOD)
- Watchdog timer counter clear flag (WDTCF)

The basic timer generates interrupt requests at precise intervals, based on the frequency of the system clock. Timer pulses are output from the basic timer's counter register BCNT to the output pin BTCO when an overflow occurs in the counter register BCNT. You can use the basic timer as a "watchdog" timer for monitoring system events or use BT output to stabilize clock oscillation when stop mode is released by an interrupt and after a RESET. Bit settings in the basic timer mode register BMOD turns the BT module on and off, selects the input clock frequency, and controls interrupt or stabilization intervals.

#### **Interval Timer Function**

The basic timer's primary function is to measure elapsed time intervals. The standard time interval is equal to 256 basic timer clock pulses.

To restart the basic timer, one bit setting is required: bit 3 of the mode register BMOD is set to logic one. The input clock frequency and the interrupt and stabilization interval are selected by loading the appropriate bit values to BMOD.2–BMOD.0.

The 8-bit counter register, BCNT, is incremented each time a clock signal is detected that corresponds to the frequency selected by BMOD. BCNT continues incrementing as it counts BT clocks until an overflow occurs (255). An overflow causes the BT interrupt request flag (IRQB) to be set to logic one to signal that the designated time interval has elapsed. An interrupt request is then generated, BCNT is cleared to logic zero, and counting continues from 00H.

### **Watchdog Timer Function**

The basic timer can also be used as a "watchdog" timer to signal the occurrence of system or program operation error. For this purpose, instruction that clear the watchdog timer (BITS WDTCF) should be executed at proper points in a program within given period. If an instruction that clears the watchdog timer is not executed within the given period and the watchdog timer overflows, reset signal is generated and the system restarts with reset status. An operation of watchdog timer is as follows:

- Write some values (except #5AH) to watchdog timer mode register, WDMOD
- If WDCNT overflows, system reset is generated.

### **Oscillation Stabilization Interval Control**

Bits 2–0 of the BMOD register are used to select the input clock frequency for the basic timer. This setting also determines the time interval (also referred to as 'wait time') required to stabilize clock signal oscillation when stop mode is released by an interrupt. When a RESET signal is input, the standard stabilization interval for system clock oscillation after a the RESET is 36.6 ms at 3.58 MHz.



Table 11-1. Basic Timer Register Overview

Register Name	Туре	Description	Size	RAM Address	Addressing Mode	Reset Value
BMOD	Control	Controls the clock frequency (mode) of the basic timer; also, the oscillation stabilization interval after stop mode release or RESET	4-bit	F85H	4-bit write-only; BMOD.3: 1-bit writeable	"0"
BCNT	Counter	Counts clock pulses matching the BMOD frequency setting	8-bit	F86H-F87H	8-bit read-only	U (note)
BOE	Flag	Controls output of basic timer output latch to the BTCO pin	1-bit	F92H.1	1-, 4-bit read/write	"0"
WDMOD	Control	Controls watchdog timer operation.	8-bit	F98H-F99H	8-bit write-only	A5H
WDTCF	Control	Clears the watchdog timer's counter.	1-bit	F9AH.3	1-, 4-bit write-only	"0"

**NOTE**: 'U' means the value is undetermined after a RESET.






Figure 11-1. Basic Timer Circuit Diagram

#### **BASIC TIMER MODE REGISTER (BMOD)**

The basic timer mode register, BMOD, is a 4-bit write-only register. Bit 3, the basic timer start control bit, is also 1-bit addressable. All BMOD values are set to logic zero following RESET and interrupt request signal generation is set to the longest interval. (BT counter operation cannot be stopped.) BMOD settings have the following effects:

- Restart the basic timer;
- Control the frequency of clock signal input to the basic timer;
- Determine time interval required for clock oscillation to stabilize following the release of stop mode by an interrupt.

By loading different values into the BMOD register, you can dynamically modify the basic timer clock frequency during program execution. Four BT frequencies, ranging from fxx/2<sup>12</sup> to fxx/2<sup>5</sup>, are selectable. Since BMOD's reset value is logic zero, the default clock frequency setting is fxx/2<sup>12</sup>.

The most significant bit of the BMOD register, BMOD.3, is used to restart the basic timer. When BMOD.3 is set to logic one by a 1-bit write instruction, the contents of the BT counter register (BCNT) and the BT interrupt request flag (IRQB) are both cleared to logic zero, and timer operation is restarted.

The combination of bit settings in the remaining three registers — BMOD.2, BMOD.1, and BMOD.0 — determine the clock input frequency and oscillation stabilization interval.

Table 11-2. Basic Timer Mode Register (BMOD) Organization

BMOD.3	Basic Timer Start Control Bit
1	Start basic timer; clear IRQB, BCNT, and BMOD.3 to "0"

BMOD.2	BMOD.1	BMOD.0
0	0	0
0	1	1
1	0	1
1	1	1

Basic Timer Input Clock	Interrupt Interval Time (wait time when stop mode is released)
fxx/2 <sup>12</sup> (0.87 kHz)	2 <sup>20</sup> /fxx (292.9 ms)
fxx/2 <sup>9</sup> (6.99 kHz)	2 <sup>17</sup> /fxx (36.6 ms)
fxx/2 <sup>7</sup> (27.9 kHz)	2 <sup>15</sup> /fxx (9.15 ms)
fxx/2 <sup>5</sup> (111.8 kHz)	2 <sup>13</sup> /fxx (2.29 ms)

#### NOTES:

- 1. Clock frequencies and interrupt interval time assume a system oscillator clock frequency (fxx) of 3.579545 MHz.
- 2. fxx = system clock frequency.
- 3. Wait time is the time required to stabilize clock signal oscillation after stop mode is released.
- 4. The standard stabilization time for system clock oscillation following a RESET is 36.6 ms at 3.579545 MHz.



#### **BASIC TIMER COUNTER (BCNT)**

BCNT is an 8-bit counter for the basic timer. It can be addressed by 8-bit read instructions. RESET leaves the BCNT counter value undetermined. BCNT is automatically cleared to logic zero whenever the BMOD register control bit (BMOD.3) is set to "1" to restart the basic timer. It is incremented each time a clock pulse of the frequency determined by the current BMOD bit settings is detected.

When BCNT has incremented to hexadecimal 'FFH' ( 255 clock pulses), it is cleared to '00H' and an overflow is generated. The overflow causes the interrupt request flag, IRQB, to be set to logic one. When the interrupt request is generated, BCNT immediately resumes counting incoming clock signals.

#### NOTE

Always execute a BCNT read operation twice to eliminate the possibility of reading unstable data while the counter is incrementing. If, after two consecutive reads, the BCNT values match, you can select the latter value as valid data. Until the results of the consecutive reads match, however, the read operation must be repeated until the validation condition is met.

#### **BASIC TIMER OUTPUT ENABLE FLAG (BOE)**

The basic timer output enable flag (BOE) enables and disables basic timer output to the BTCO pin at I/O port 0 (P0.3). When BOE is logic zero, basic timer output to the BTCO pin is disabled; when it is logic one, BT output to the BTCO pin is enabled. A RESET clears the BOE flag to "0", disabling basic timer output to the BTCO pin. When the BOE flag is set to "1" and the BCNT register overflows, the overflow signal is sent to the BTCO pin.\_BOE can be addressed by 1-bit read and write instructions.

	Bit 3	Bit 2	Bit 1	Bit 0
F92H	TOE1	TOE0	BOE	0

#### **BASIC TIMER OPERATION SEQUENCE**

The basic timer's sequence of operations may be summarized as follows:

- 1. Set BMOD.3 to logic one to restart the basic timer
- 2. BCNT is then incremented by one after each clock pulse corresponding to BMOD selection
- 3. BCNT overflows if BCNT 255 (BCNT = FFH)
- 4. When an overflow occurs, the IRQB flag is set by hardware to logic one
- 5. The interrupt request is generated
- 6. BCNT is then cleared by hardware to logic zero
- 7. Basic timer resumes counting clock pulses




## PROGRAMMING TIP — Using the Basic Timer

1. To read the basic timer count register (BCNT):

	BITS	EMB
	SMB	15
BCNTR	LD	EA,BCNT
	LD	YZ,EA
	LD	EA,BCNT
	CPSE	EA,YZ
	JR	BCNTR

2. When stop mode is released by an interrupt, set the oscillation stabilization interval to 36.6 ms:

BITS EMB
SMB 15
LD A,#0BH
LD BMOD,A ; Wait time is 36.6 ms
NOP
STOP ; Set stop power-down mode
NOP
NOP
NOP



3. To set the basic timer interrupt interval time to 2.29 ms (at 3.579545 MHz):

BITS EMB
SMB 15
LD A,#0FH
LD BMOD,A
EI

BITS IEB ; Basic timer interrupt enable flag is set to "1"

4. Clear BCNT and the IRQB flag and restart the basic timer:

BITS EMB SMB 15 BITS BMOD.3



#### **WATCHDOG TIMER MODE REGISTER (WDMOD)**

The watchdog timer mode register, WDMOD, is a 8-bit write-only register. WDMOD register controls to enable or disable the watchdog function. WDMOD values are set to logic "A5H" following RESET and this value enables the watchdog timer. Watchdog timer is set to the longest interval because BT overflow signal is generated with the longest interval.

WDMOD	Watchdog Timer Enable/Disable Control
5AH	Disable watchdog timer function
Any other value	Enable watchdog timer function

#### **WATCHDOG TIMER COUNTER (WDCNT)**

The watchdog timer counter, WDCNT, is a 3-bit counter. WDCNT is automatically cleared to logic zero, and restarts whenever the WDTCF register control bit is set to "1". RESET, stop, and wait signal clears the WDCNT to logic zero also.

WDCNT increments each time a clock pulse of the overflow frequency determined by the current BMOD bit setting is generated. When WDCNT has incremented to hexadecimal '07H', it is cleared to '00H' and an overflow is generated. The overflow causes the system RESET. When the interrupt request is generated, BCNT immediately resumes counting incoming clock signals.

#### WATCHDOG TIMER COUNTER CLEAR FLAG (WDTCF)

The watchdog timer counter clear flag, WDTCF, is a 1-bit write instruction. When WDTCF is set to one, it clears the WDCNT to zero and restarts the WDCNT. WDTCF register bits 2–0 are always logic zero.

BMOD	BT Input Clock	WDCNT Input Clock	WDT Interval Time
x000b	fxx/2 <sup>12</sup>	$fxx/(2^{12} \times 2^8)$	$(7-8) \times (2^{12} \times 2^8)$ / fxx = 1.75-2 sec
x011b	fxx/2 <sup>9</sup>	$fxx/(2^9 \times 2^8)$	$(7-8) \times (2^9 \times 2^8)$ / fxx = 218.7–250 ms
x101b	fxx/2 <sup>7</sup>	$fxx/(2^7 \times 2^8)$	$(7-8) \times (2^7 \times 2^8)$ / fxx = 54.6-62.5 ms
x111b	fxx/2 <sup>5</sup>	$fxx/(2^5 \times 2^8)$	$(7-8) \times (2^5 \times 2^8)$ / fxx = 13.6–15.6 ms

Table 11-3. Watchdog Timer Interval Time

#### NOTES:

- 1. Clock frequencies assume a system oscillator clock frequency (fx) of 4.19 MHz
- 2. fxx = system clock frequency.
- 3. When the watchdog timer is enabled or the 3-bit counter of the watchdog timer is cleared to "0", the BCNT value is not cleared but increased continuously. As a result, the 3-bit counter of the watchdog timer (WDCNT) can be increased by 1. For example, when the BMOD value is x000b and the watchdog timer is enabled, the watchdog timer interval time is from 2<sup>3</sup> × 2<sup>12</sup> × 2<sup>8</sup>/fxx to (2<sup>3</sup>-1) × 2<sup>12</sup> × 2<sup>8</sup>/fxx.



# PROGRAMMING TIP — Using the Watchdog Timer

RESET	DI		
	LD	EA,#00H	
	LD	SP,EA	
	•		
	•		
	•		
	LD	A,#0DH	; WDCNT input clock is 7.82 ms
	LD	BMOD,A	
	•		
	•		
	•		
MAIN	BITS	WDTCF	; Main routine operation period must be shorter than
			; watchdog-timer's period
	•		
	•		
	•		
	JP	MAIN	



# 8-BIT TIMER/COUNTERS 0 AND 1 (TC0, 1)

# **OVERVIEW**

The KS57C5532's TC0 and TC1 are identical except that they have different counter clock sources, which are controlled by the TMODn register. Timer/counters 0 and 1 (TC0, 1) are used to count system 'events' by identifying the transition (high-to-low or low-to-high) of incoming square wave signals. To indicate that an event has occurred, or that a specified time interval has elapsed, TC generates an interrupt request. By counting signal transitions and comparing the current counter value with the reference register value, TC can be used to measure specific time intervals.

TC has a reloadable counter that consists of two parts: an 8-bit reference register, TREFn (n = 0, 1) into which you write the counter reference value, and an 8-bit counter register, TCNTn (n = 0, 1) whose value is automatically incremented by counter logic.

8-bit mode register, TMODn (n = 0, 1), is used to activate the timer/counter and to select the basic clock frequency to be used for timer/counter operations. To dynamically modify the basic frequency, new values can be loaded into the TMODn register during program execution.

## **TC FUNCTION SUMMARY**

8-bit programmable timer	Generates interrupts at specific time intervals based on the selected clock frequency.
External event counter	Counts various system "events" based on edge detection of external clock signals at the TC input pin, TCLn ( $n=0,1$ ).
Arbitrary frequency output	Outputs clock frequencies to the TC output pin, TCLOn (n = $0$ , 1).
External signal divider	Divides the frequency of an incoming external clock signal according to a modifiable reference value (TREFn), and outputs the modified frequency to the TCLOn pin.
Serial I/O clock source	TC0 can output a modifiable clock signal for use as the SCK clock source.



#### TC COMPONENT SUMMARY

Mode register (TMODn) Activates the timer/counter and selects the internal clock frequency or the

external clock source at the TCLn pin.

Reference register (TREFn) Stores the reference value for the desired number of clock pulses between in-

terrupt requests.

Counter register (TCNTn) Counts internal or external clock pulses based on the bit settings in TMODn

and TREFn.

Clock selector circuit Together with the mode register (TMODn), lets you select one of four internal

clock frequencies or an external clock.

8-bit comparator Determines when to generate an interrupt by comparing the current value of the

counter register (TCNTn) with the reference value previously programmed into

the reference register (TREFn).

Output latch (TOLn) Where a TC clock pulse is stored pending output to the serial I/O circuit or to

the TC output pin, TCLOn.

When the contents of the TCNTn and TREFn registers coincide, the

timer/counter interrupt request flag (IRQTn) is set to "1", the status of TOLn is

inverted, and an interrupt is generated.

Output enable flag (TOEn) Must be set to logic one before the contents of the TOLn latch can be output to

TCLOn.

Interrupt request flag (IRQTn) Cleared when TC operation starts and the TC interrupt service routine is

executed and set to one whenever the counter value and reference value

\_ . . .

coincide.

Interrupt enable flag (IETn) Must be set to logic one before the interrupt requests generated by

timer/counters can be processed.

**Table 11-4. TC Register Overview** 

Register Name	Type	Description	Size	RAM Address	Addressing Mode	Reset Value
TMOD0 TMOD1	Control	Controls TC0 and 1 enable/disable (bit 2); clears and resumes counting operation (bit 3); sets input clock and clock frequency (bits 6–4)	8-bit	F90H–F91H FA0H–FA1H	8-bit write- only; (TMODn.3 is also 1-bit writeable)	"0"
TCNT0 TCNT1	Counter	Counts clock pulses matching the TMODn frequency setting	8-bit	F94H–F95H FA4H–FA5H	8-bit read-only	"0"
TREF0 TREF1	Reference	Stores reference value for the timer/counters interval setting	8-bit	F96H–F97H FA8H–FA9H	8-bit write-only	FFH
TOE0 TOE1	Flag	Controls timer/counters output to the TCLOn pin	1-bit	F92H.2 F92H.3	1/4-bit read/write	"0"






Figure 11-2. TC Circuit Diagram

# TC ENABLE/DISABLE PROCEDURE

# **Enable Timer/Counter**

- Set TMODn.2 to logic one
- Set the TC interrupt enable flag IETn to logic one
- Set TMODn.3 to logic one

TCNTn, IRQTn, and TOLn are cleared to logic zero, and timer/counter operation starts.

# **Disable Timer/Counter**

Set TMODn.2 to logic zero

Clock signal input to the counter register TCNTn is halted. The current TCNTn value is retained and can be read if necessary.



#### TC PROGRAMMABLE TIMER/COUNTER FUNCTION

Timer/counters can be programmed to generate interrupt requests at various intervals based on the selected system clock frequency. Its 8-bit TC mode register TMODn is used to activate the timer/counter and to select the clock frequency. The reference register TREFn stores the value for the number of clock pulses to be generated between interrupt requests. The counter register, TCNTn, counts the incoming clock pulses, which are compared to the TREFn value as TCNTn is incremented. When there is a match (TREFn = TCNTn), an interrupt request is generated.

To program timer/counter to generate interrupt requests at specific intervals, choose one of four internal clock frequencies (divisions of the system clock, fxx) and load a counter reference value into the reference register. The count register is incremented each time an internal counter pulse is detected with the reference clock frequency specified by TMODn.4–TMODn.6 settings. To generate an interrupt request, the TC interrupt request flag (IRQTn) is set to logic one, the status of TOLn is inverted, and the interrupt is generated. The content of the counter register is then cleared to 00H and TC continues counting. The interrupt request mechanism for TC includes an interrupt enable flag (IETn) and an interrupt request flag (IRQTn).

## **TC OPERATION SEQUENCE**

The general sequence of operations for using TC can be summarized as follows:

- 1. Set TMODn.2 to "1" to enable TC0 and 1
- 2. Set TMODn.6 to "1" to enable the system clock (fxx) input
- 3. Set TMODn.5 and TMODn.4 bits to desired internal frequency (fxx/2<sup>n</sup>)
- 4. Load a value to TREFn to specify the interval between interrupt requests
- 5. Set the TC interrupt enable flag (IETn) to "1"
- 6. Set TMODn.3 bit to "1" to clear TCNTn, IRQTn, and TOLn, and start counting
- 7. TCNTn increments with each internal clock pulse
- 8. When the comparator shows TCNTn = TREFn, the IRQTn flag is set to "1"
- 9. Output latch (TOLn) logic toggles high or low
- 10. Interrupt request is generated
- 11. TCNTn is cleared to 00H and counting resumes
- 12. Programmable timer/counter operation continues until TMODn.2 is cleared to "0".



#### TC EVENT COUNTER FUNCTION

Timer/counters can monitor or detect system 'events' by using the external clock input at the TCLn pin as the counter source. The TC mode register selects rising or falling edge detection for incoming clock signals. The counter register is incremented each time the selected state transition of the external clock signal occurs.

With the exception of the different TMODn.4–TMODn.6 settings, the operation sequence for TC's event counter function is identical to its programmable timer/counter function. To activate the TC event counter function,

- Set TMODn.2 to "1" to enable TC;
- Clear TMODn.6 to "0" to select the external clock source at the TCLn pin;
- Select TCLn edge detection for rising or falling signal edges by loading the appropriate values to TMODn.5 and TMODn.4.
- P3.0 and P3.1 must be set to input mode.

Table 11-5. TMODn Settings for TCLn Edge Detection

TMODn.5	TMODn.4	TCLn Edge Detection
0	0	Rising edges
0	1	Falling edges



#### TC CLOCK FREQUENCY OUTPUT

Using timer/counters, a modifiable clock frequency can be output to the TC clock output pin, TCLOn. To select the clock frequency, load the appropriate values to the TC mode register, TMODn. The clock interval is selected by loading the desired reference value into the reference register TREFn. In summary, the operational sequence required to output a TC-generated clock signal to the TCLOn pin is as follows:

- 1. Load a reference value to TREFn.
- 2. Set the internal clock frequency in TMODn.
- 3. Initiate TCn clock output to TCLOn (TMODn.2 = "1").
- 4. Set port 2 mode flag (PM2.0 and PM 2.1) to "1".
- 5. Set P2.0 and P2.1 output latches to "0".
- 6. Set TOEn flag to "1".

Each time TCNTn overflows and an interrupt request is generated, the state of the output latch TOLn is inverted and the TC-generated clock signal is output to the TCLOn pin.

# PROGRAMMING TIP — TC0 Signal Output to the TCLO0 Pin

Output a 30 ms pulse width signal to the TCLO0 pin:

BITS	EMB
SMB	15
LD	EA,#68H
LD	TREF0,EA
LD	EA,#4CH
LD	TMOD0,EA
LD	EA,#01H
1 D	DMCO EA

LD PMG2,EA ; P2.0  $\leftarrow$  output mode

BITR P2.0 ; P2.0 clear

BITS TOE0



#### **TC0 SERIAL I/O CLOCK GENERATION**

Timer/counter 0 can supply a clock signal to the clock selector circuit of the serial I/O interface for data shifter and clock counter operations. (These internal SIO operations are controlled in turn by the SIO mode register, SMOD). This clock generation function enables you to adjust data transmission rates across the serial interface.

Use TMOD0 and TREF0 register settings to select the frequency and interval of the TC0 clock signals to be used as SCK input to the serial interface. The generated clock signal is then sent directly to the serial I/O clock selector circuit — not through the port 2.0 latch and TCLO0 pin (the TOE0 flag may be disabled).


#### TC EXTERNAL INPUT SIGNAL DIVIDER

By selecting an external clock source and loading a reference value into the TC reference register, TREFn, you can divide the incoming clock signal by the TREFn value and then output this modified clock frequency to the TCLOn pin. The sequence of operations used to divide external clock input can be summarized as follows:

- 1. Load a signal divider value to the TREFn register
- 2. Clear TMODn.6 to "0" to enable external clock input at the TCLn pin
- 3. Set TMODn.5 and TMODn.4 to desired TCLn signal edge detection
- 4. Set port 2 mode flag (PM2.0, PM2.1) to output ("1")
- 5. Set P2.0 and P2.1 output latches to "0"
- 6. Set TOEn flag to "1" to enable output of the divided frequency to the TCLOn pin

# PROGRAMMING TIP — External TCL0 Clock Output to the TCL00 Pin

Output external TCL0 clock pulse to the TCLO0 pin (divide by four):



# TC MODE REGISTER (TMODn)

TMODn are the 8-bit mode control registers for timer/counter 0 and 1. They are addressable by 8-bit write



instructions. One bit, TMODn.3, is also 1-bit writeable. RESET clears all TMODn bits to logic zero and disables TC operations.

F90H	TMOD0.3	TMOD0.2	"0"	"0"	TMOD0
F91H	"0"	TMOD0.6	TMOD0.5	TMOD0.4	
FA0H	TMOD1.3	TMOD1.2	"0"	"0"	TMOD1
FA1H	"0"	TMOD1.6	TMOD1.5	TMOD1.4	

TMODn.2 is the enable/disable bit for timer/counter 0 and 1. When TMODn.3 is set to "1", the contents of TCNTn, IRQTn, and TOLn are cleared, counting starts from 00H, and TMODn.3 is automatically reset to "0" for normal TC operation. When TC operation stops (TMODn.2 = "0"), the contents of the counter register TCNTn are retained until TC is re-enabled.

The TMODn.6, TMODn.5, and TMODn.4 bit settings are used together to select the TC clock source. This selection involves two variables:

- Synchronization of timer/counter operations with either the rising edge or the falling edge of the clock signal input at the TCLn pin, and
- Selection of one of four frequencies, based on division of the incoming system clock frequency, for use in internal TC operation.

Table 11-6. TC Mode Register (TMODn) Organization

Bit Name	Setting	Resulting TC0 Function	Address
TMODn.7	0	Always logic zero	F91H (TMOD0)
TMODn.6	0,1	Specify input clock edge and internal frequency	FA1H (TMOD1)
TMODn.5			
TMODn.4			
TMODn.3	1	Clear TCNTn, IRQTn, and TOLn and resume counting immediately (This bit is automatically cleared to logic zero immediately after counting resumes.)	F90H (TMOD0) FA0H (TMOD1)
TMODn.2	0	Disable timer/counter; retain TCNTn contents	
	1	Enable timer/counter	
TMODn.1	0	Always logic zero	
TMODn.0	0	Always logic zero	



Table 11-7. TMODn.6, TMODn.5, and TMODn.4 Bit Settings

TMODn.6	TMODn.5	TMODn.4	TC0 Counter Source	TC1 Counter Source
0	0	0	External clock input (TCL0) on rising edges	External clock input (TCL1) on rising edges
0	0	1	External clock input (TCL0) on falling edges	External clock input (TCL1) on falling edges
1	0	0	fxx/2 <sup>10</sup> (3.49 kHz)	fxx/2 <sup>12</sup> (0.87 kHz)
1	0	1	fxx /2 <sup>6</sup> (55.93 kHz)	fxx /2 <sup>10</sup> (3.49 kHz)
1	1	0	fxx/2 <sup>4</sup> (223.7 kHz)	fxx/2 <sup>8</sup> (13.98 kHz)
1	1	1	fxx = 3.58 MHz	fxx/2 <sup>6</sup> (55.93 kHz)

**NOTE:** 'fxx' = system clock of 3.579545 MHz.

# PROGRAMMING TIP — Restarting TC0 Counting Operation

1. Set TC0 timer interval to 3.49 kHz:

BITS EMB SMB 15 LD EA,#4CH LD TMOD0,EA EI

BITS IET0

2. Clear TCNT0, IRQT0, and TOL0 and restart TC0 counting operation:

BITS EMB SMB 15 BITS TMOD0.3



# TC COUNTER REGISTER (TCNTn)

The 8-bit counter register for TC, TCNTn, is read-only and can be addressed by 8-bit RAM control instructions. RESET sets all counter register values to logic zero (00H).

Whenever TMODn.3 is enabled, TCNTn is cleared to logic zero and counting resumes. The TCNTn register value is incremented each time an incoming clock signal is detected that matches the signal edge and frequency setting of the TMODn register (specifically, TMODn.6–TMODn.4).

Each time TCNTn is incremented, the new value is compared to the reference value stored in the reference register, TREFn. When TCNTn = TREFn, an overflow occurs in the counter register, the interrupt request flag, IRQTn, is set to logic one, and an interrupt request is generated to indicate that the specified timer/counter interval has elapsed.




Figure 11-3. TC Timing Diagram



# TC REFERENCE REGISTER (TREFn)

The TC reference register TREFn is an 8-bit write-only register that is RESET initializes the TREFn value to 'FFH'.

TREFn is used to store a reference value to be compared to the incrementing TCNTn register in order to identify an elapsed time interval. Reference values will differ depending upon the specific function that TC is being used to perform — as a programmable timer/counter, event counter, clock signal divider, or arbitrary frequency output source.

During timer/counter operation, the value loaded into the reference register is compared to the counter value. When TCNTn = TREFn, the TC output latch (TOLn) is inverted and an interrupt request is generated to signal the interval or event. The TREFn value, together with the TMODn clock frequency selection, determines the specific TC timer interval. Use the following formula to calculate the correct value to load to the TREFn reference register:

TC timer interval = (TREFn value + 1) 
$$\times \frac{1}{\text{TMODn frequency setting}}$$
 ( assuming a TREFn value  $\neq 0$  )

## TC OUTPUT ENABLE FLAG (TOEn)

The 1-bit timer/counter output enable flag TOEn controls output from timer/counter to the TCLOn pin. TOEn is addressable by 1-bit read and write instructions.

When you set the TOEn flag to "1", the contents of TOLn can be output to the TCLOn pin. Whenever a RESET occurs, TOEn is automatically set to logic zero, disabling all TC output. Even when the TOE0 flag is disabled, timer/counter 0 can continue to output an internally-generated clock frequency, via TOL0, to the serial I/O clock selector circuit.

# TC OUTPUT LATCH (TOLn)

TOLn is the output latch for timer/counter 0 and 1. When the 8-bit comparator detects a correspondence between the value of the counter register TCNTn and the reference value stored in the TREFn register, the TOLn value is inverted — the latch toggles high-to-low or low-to-high. Whenever the state of TOLn is switched, the TC signal is output. TC output may be directed to the TCLOn pin. TC0 signal can also be output directly to the serial I/O clock selector circuit as the SCK signal.

Assuming TC is enabled, when bit 3 of the TMODn register is set to "1", the TOLn latch is cleared to logic zero, along with the counter register and the interrupt request flag, IRQTn, and counting resumes immediately. When TCn is disabled (TMODn.2 = "0"), the contents of the TOLn latch are retained and can be read, if necessary.



# PROGRAMMING TIP — Setting a TC0 Timer Interval

To set a 30 ms timer interval for TC0, given fxx = 3.579545 MHz, follow these steps.

- 1. Select the timer/counter 0 mode register with a maximum setup time of 73.3 ms (assume the TC0 counter clock =  $fxx/2^{10}$ , and TREF0 is set to FFH):
- 2. Calculate the TREF0 value:

$$30 \text{ ms } = \frac{\text{TREF0 value} + 1}{3.49 \text{ kHz}}$$

TREF0 + 1 = 
$$\frac{30 \text{ ms}}{286 \text{ µs}}$$
 = 104.8 = 69H

TREF0 value = 
$$69H - 1 = 68H$$

3. Load the value 68H to the TREF0 register:

BITS	EMB
SMB	15
LD	EA,#68H
LD	TREF0,EA
LD	EA,#4CH
LD	TMOD0,EA



## **WATCH TIMER**

## **OVERVIEW**

The watch timer is a multi-purpose timer consisting of three basic components:

- 8-bit watch timer mode register (WMOD)
- Clock selector
- Frequency divider circuit

Watch timer functions include real-time and watch-time measurement and interval timing for the system clock. It is also used as a clock source for generating buzzer output.

#### **Real-Time and Watch-Time Measurement**

To start watch timer operation, set bit 2 of the watch timer mode register, WMOD.2, to logic one. The watch timer starts, the interrupt request flag IRQW is automatically set to logic one, and interrupt requests commence in 0.5-second intervals.

Since the watch timer functions as a quasi-interrupt instead of a vectored interrupt, the IRQW flag should be cleared to logic zero by program software as soon as a requested interrupt service routine has been executed.

#### **Using a System Clock Source**

The watch timer can generate interrupts based on the main system clock frequency or on the subsystem clock. When the zero bit of the WMOD register is set to "1", the watch timer uses the subsystem clock signal (fxt) as its source; if WMOD.0 = "0", the main system clock (fx) is used as the signal source, according to the following formula:

Watch timer clock (fw) = 
$$\frac{\text{Main system clock (fx)}}{128}$$
 = 32.768 kHz  
(assuming fxx = 4.19 MHz)

This feature is useful for controlling timer-related operations during stop mode. When stop mode is engaged, the main system clock (fx) is halted, but the subsystem clock continues to oscillate. By using the subsystem clock as the oscillation source during stop mode, the watch timer can set the interrupt request flag IRQW to "1", thereby releasing stop mode.

# **Buzzer Output Frequency Generator**

The watch timer can generate a steady 2 kHz, 4 kHz, 8 kHz, or 16 kHz signal at 4.19 MHz to the BUZ pin. To select the BUZ frequency you want, load the appropriate value to the WMOD register. This output can then be used to actuate an external buzzer sound. To generate a BUZ signal, three conditions must be met:

- The WMOD.7 register bit is set to "1"
- The output latch for I/O port 2.3 is cleared to "0"
- The port 2.3 output mode flag (PM2.3) set to 'output' mode



# **Timing Tests in High-Speed Mode**

By setting WMOD.1 to "1", the watch timer will function in high-speed mode, generating an interrupt every 3.91 ms at 4.19 MHz. At its normal speed (WMOD.1 = '0'), the watch timer generates an interrupt request every 0.5 seconds. High-speed mode is useful for timing events for program debugging sequences.

# **Check Subsystem Clock Level Feature**

The watch timer can also check the input level of the subsystem clock by testing WMOD.3. If WMOD.3 is "1", the input level at the XT<sub>in</sub> pin is high; if WMOD.3 is "0", the input level at the XT<sub>in</sub> pin is low.




Figure 11-4. Watch Timer Circuit Diagram



# WATCH TIMER MODE REGISTER (WMOD)

The watch timer mode register WMOD is used to select specific watch timer operations. It is 8-bit write-only addressable. An exception is WMOD bit 3 (the XT<sub>in</sub> input level control bit) which is 1-bit read-only addressable. A RESET automatically sets WMOD.3 to the current input level of the subsystem clock, XT<sub>in</sub> (high, if logic one; low, if logic zero), and all other WMOD bits to logic zero.

F88H	WMOD.3	WMOD.2	WMOD.1	WMOD.0
F89H	WMOD.7	"0"	WMOD.5	WMOD.4

In summary, WMOD settings control the following watch timer functions:

Watch timer clock selection (WMOD.0)
 Watch timer speed control (WMOD.1)
 Enable/disable watch timer (WMOD.2)
 XT<sub>in</sub> input level control (WMOD.3)

Buzzer frequency selection (WMOD.4 and WMOD.5)

Enable/disable buzzer output (WMOD.7)

Table 11-8. Watch Timer Mode Register (WMOD) Organization

Bit Name	Val	ues	Function	Address
WMOD.7	0		Disable buzzer (BUZ) signal output	
		1	Enable buzzer (BUZ) signal output	
WMOD.6	(	)	Always logic zero	
	(	)	Always logic zero	F89H
WMOD.54	0	0	fw/16 buzzer (BUZ) signal output (2 kHz)	
	0	1	fw/8 buzzer (BUZ) signal output (4 kHz)	
1		0	fw/4 buzzer (BUZ) signal output (8 kHz)	
	1	1	fw/2 buzzer (BUZ) signal output (16 kHz)	
WMOD.3	WMOD.3 0		Input level to XT <sub>in</sub> pin is low	
			Input level to XT <sub>in</sub> pin is high	
WMOD.2	(	)	Disable watch timer; clear frequency dividing circuits	
1		1	Enable watch timer	F88H
WMOD.1	0		Normal mode; sets IRQW to 0.5 seconds	
	1		High-speed mode; sets IRQW to 3.91 ms	
WMOD.0 0		)	Select (fx/128) as the watch timer clock (fw)	
		1	Select subsystem clock as watch timer clock (fw)	

**NOTE:** Main system clock frequency (fx) is assumed to be 4.19 MHz; subsystem clock frequency is assumed to be 32.768 kHz. 'fw' = watch timer clock frequency.



# PROGRAMMING TIP — Using the Watch Timer

1. Select a 0.5 second interrupt, and 2 kHz buzzer enable:

BITS EMB
SMB 15
LD EA,#08H

LD EA,#84H LD WMOD,EA BITS IEW

2. Sample real-time clock processing method:

CLOCK BTSTZ IRQW ; 0.5 second check

RET ; No, return

• Yes, 0.5 second interrupt generation

• ; Increment HOUR, MINUTE, SECOND



# **NOTES**



KS57C5532/P5532 DTMF GENERATOR

# **12**

# DTMF GENERATOR

## **OVERVIEW**

The dual-tone multi-frequency (DTMF) output circuit is used to generate 16 dual-tone multiple frequency signals for tone dialing. This function is controlled by the DTMF mode register. By writing the contents of the output latch for DTMF circuit with output instructions, 16 dual or single tones can be output to the DTMF output pin. The tone output frequency is selected by the DTMF mode register. Figure 12–1 shows the DTMF block diagram. A frequency of 3.579545 MHz is used for DTMF generator. Clock output is inhibited when DTMR.0 (DTMF Enable Bit) goes low.

The decoder receives data from the data latch and outputs the result to the row and column tone counter. The row and column tone counter are incremented until new data is latched. When DTMR.0 is logic one, data is latched, and the tone output is changed. Table 12–1 shows the 16 available keyboard frequencies.




Figure 12-1. Block Diagram of DTMF Generator



DTMF GENERATOR KS57C5532/P5532

Table 12-1. Keyboard Arrangement

	1	2	3	А	ROW1
	4	5	6	В	ROW2
	7	8	9	С	ROW3
ľ	*	0	#	D	ROW4

COLUMN 1 COLUMN 2 COLUMN 3 COLUMN 4

**Table 12-2. Tone Output Frequencies** 

Input	Specified Frequency (Hz)	Actual Frequency (Hz)	% Error
Row1	697	699.1	+ 0.31
Row2	770	766.2	- 0.49
Row3	852	847.4	- 0.54
Row4	941	948.0	+ 0.74
Column 1	1209	1215.7	+ 0.57
Column 2	1336	1331.7	- 0.32
Column 3	1477	1471.7	- 0.35
Column 4	1633	1645.0	+ 0.73

# **DTMF MODE REGISTER**

DTMF output is controlled by the DTMF mode register. Bit position DTMR.0 enables or disables DTMF operation. If DTMR.0 = 1, DTMF operation is enabled.

Programmers should write zeros or ones to bit positions DTMR.4–DTMR.7 according to the keyboard input specification. Writing the data in a look-up table is useful for program efficiency. The DTMR register is a write-only register, and is manipulated using 8-bit RAM control instructions.




Figure 12-2. DTMF Output Waveform



KS57C5532/P5532 DTMF GENERATOR

Table 12-3. DTMF Mode Register (DTMR) Organization

Bit Name	Setting		Bit Name Setting Resulting D7		Resulting DTMF Function	Address
DTMR.74 0,1		,1	Specify according to keyboard	FC1H		
DTMR.3	_		Don't care	FC0H		
DTMR.21	0	0	Dual-tone enable			
	1	0				
	0	1	Single-column tone enable			
	1	1	Single-row tone enable			
DTMR.0 0		)	Disable DTMF operation			
		1	Enable DTMF operation			

Table 12-4. DTMR.7-DTMR.4 key Input Control Settings

DTMR.7	DTMR.6	DTMR.5	DTMR.4	Keyboard
0	0	0	0	D
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	0
1	0	1	1	*
1	1	0	0	#
1	1	0	1	A
1	1	1	0	В
1	1	1	1	С

DTMF GENERATOR KS57C5532/P5532

# **NOTES**



KS57C5532/P5532 SERIAL I/O INTERFACE

# 13

# **SERIAL I/O INTERFACE**

## **OVERVIEW**

The serial I/O interface (SIO) has the following functional components:

- 8-bit mode register (SMOD)
- Clock selector circuit
- 8-bit buffer register (SBUF)
- 3-bit serial clock counter

Using the serial I/O interface, 8-bit data can be exchanged with an external device. You control the transmission frequency by the appropriate bit settings to the SMOD register.

The serial interface can run off an internal or an external clock source, or the TOL0 signal that is generated by the 8-bit timer/counter 0, TC0. If you use the TOL0 clock signal, you can modify its frequency to adjust the serial data transmission rate.

#### **SERIAL I/O OPERATION SEQUENCE**

The general sequence of operations for the serial I/O interface may be summarized as follows:

- 1. Set SIO mode to transmit-and-receive or to receive-only.
- 2. Select MSB-first or LSB-first transmission mode.
- 3. Set the SCK clock signal in the mode register, SMOD.
- 4. Set SIO interrupt enable flag (IES) to "1".
- 5. Initiate SIO transmission by setting bit 3 of the SMOD to "1".
- 6. When the SIO operation is completed, IRQS flag is set and an interrupt is generated.



SERIAL I/O INTERFACE KS57C5532/P5532




Figure 13-1. Serial I/O Interface Circuit Diagram



KS57C5532/P5532 SERIAL I/O INTERFACE

# **SERIAL I/O MODE REGISTER (SMOD)**

The serial I/O mode register, SMOD, is an 8-bit register that specifies the operation mode of the serial interface. Its reset value is logic zero. SMOD is organized in two 4-bit registers, as follows:

FE0H	SMOD.3	SMOD.2	SMOD.1	SMOD.0
FE1H	SMOD.7	SMOD.6	SMOD.5	0

SMOD register settings enable you to select either MSB-first or LSB-first serial transmission, and to operate in transmit-and-receive mode or receive-only mode.

SMOD is a write-only register and can be addressed only by 8-bit RAM control instructions. One exception to this is SMOD.3, which can be written by a 1-bit RAM control instruction. When SMOD.3 is set to 1, the contents of the serial interface interrupt request flag, IRQS, and the 3-bit serial clock counter are cleared, and SIO operations are initiated. When the SIO transmission starts, SMOD.3 is cleared to logic zero.

Table 13-1. SIO Mode Register (SMOD) Organization

SMOD.0	0	Most significant bit (MSB) is transmitted first
	1	Least significant bit (LSB) is transmitted first
SMOD.1	0	Receive-only mode; output buffer is off
	1	Transmit-and-receive mode
SMOD.2	0	Disable the data shifter and clock counter; retain contents of IRQS flag when serial transmission is halted
	1	Enable the data shifter and clock counter; set IRQS flag to "1" when serial transmission is halted
SMOD.3	1	Clear IRQS flag and 3-bit clock counter to "0"; initiate transmission and then reset this bit to logic zero
SMOD.4	0	Bit not used; value is always "0"

SMOD.7	SMOD.6	SMOD.5	Clock Selection	R/W Status of SBUF
0	0	0	External clock at SCK pin	SBUF is enabled when SIO operation is halted or when SCK goes high.
0	0	1	Use TOL0 clock from TC0	
0	1	х	CPU clock: fxx/4, fxx/8, fxx/64	Enable SBUF read/write
1	0	0	3.49 kHz clock: fxx/2 <sup>10</sup>	SBUF is enabled when SIO operation is halted or when SCK goes high.
1	1	1	223.7 kHz clock: fxx/2 <sup>4</sup>	

# NOTES:

- 1. 'fxx' = system clock; 'x' means 'don't care.'
- 2. kHz frequency ratings assume a system clock (fxx) running at 3.579545 MHz.
- 3. The SIO clock selector circuit cannot select a fxx/2<sup>4</sup> clock if the CPU clock is fxx/64.
- 4. When a internal clock is selected as a clock source for the serial I/O interface (by setting other values than "000" in SMOD.7–SMOD.5), the clock can be output from SCK pin.



SERIAL I/O INTERFACE KS57C5532/P5532

# **SERIAL I/O TIMING DIAGRAMS**




Figure 13-2. SIO Timing in Transmit/Receive Mode




Figure 13-3. SIO Timing in Receive-Only Mode



KS57C5532/P5532 SERIAL I/O INTERFACE

# **SERIAL I/O BUFFER REGISTER (SBUF)**

When the serial interface operates in transmit-and-receive mode (SMOD.1 = "1"), transmit data in the SIO buffer register are output to the SO pin at the rate of one bit for each falling edge of the SIO clock. Receive data is simultaneously input from the SI pin to SBUF at the rate of one bit for each rising edge of the SIO clock.


When receive-only mode is used, incoming data is input to the SIO buffer at the rate of one bit for each rising edge of the SIO clock.

SBUF can be read or written using 8-bit RAM control instructions. Following a RESET, the value of SBUF is undetermined.

# PROGRAMMING TIP — Setting Transmit/Receive Modes for Serial I/O

1. Transmit the data value 48H through the serial I/O interface using an internal clock frequency of fxx/2<sup>4</sup> and in MSB-first mode:

```
BITS
            EMB
SMB
            15
            EA,#03H
LD
LD
            PMG1,EA
                                      P0.0 / SCK and P0.1 / SO \leftarrow Output
LD
            EA,#0E6H
            SMOD, EA
LD
            EA,#48H
LD
            SBUF, EA
LD
                                    ; SIO data transfer
            SMOD.3
BITS
```



2. Use CPU clock to transfer and receive serial data at high speed:

	BITR LD LD LD LD LD	·		P0.0/SCK and P0.1/SO ← Output, P0.2/SI ← Input TDATA address = Bank0 (20H–7FH)
	LD BITS	SBUF,EA SMOD.3	;	SIO start
STEST	BITR BTSTZ JR LD LD			SIO Interrupt Enable  RDATA address = Bank0 (20H–7FH)




SERIAL I/O INTERFACE KS57C5532/P5532

# PROGRAMMING TIP — Setting Transmit/Receive Modes for Serial I/O (Continued)

3. Transmit and receive an internal clock frequency of 3.49 kHz (at 3.579545 MHz) in LSB-first mode:

**BITS EMB** LD EA,#03H ; P0.0 / SCK and P0.1 / SO  $\leftarrow$  Output, P0.2/SI  $\leftarrow$  Input LD PMG1,EA LD EA,#87H ; TDATA address = Bank0 (20H-7FH) LD SMOD,EA EA,TDATA LD SBUF,EA ; SIO start LD **BITS** SMOD.3 ΕI **BITS** IES ; SIO Interrupt Enable INTS **PUSH** SB Store SMB, SRB **PUSH** EΑ Store EA **BITR EMB** LD EA,TDATA ; EA ← Receive data ; TDATA address = Bank0 (20H-7FH) XCH EA,SBUF ; Transmit data ↔ Receive data LD RDATA,EA ; RDATA address = Bank0 (20H-7FH) SMOD.3 ; SIO start **BITS** POP EΑ POP SB **IRET** 






KS57C5532/P5532 SERIAL I/O INTERFACE

# PROGRAMMING TIP — Setting Transmit/Receive Modes for Serial I/O (Continued)

4. Transmit and receive an external clock in LSB-first mode:

**BITR EMB** LD EA,#02H ; P0.1 / SO  $\leftarrow$  Output, P0.0/SCK and P0.2/SI  $\leftarrow$  Input LD PMG1,EA LD EA,TDATA ; TDATA address = Bank0 (20H-7FH) LD SBUF,EA EA,#0FH LD SMOD,EA ; SIO start LD ΕI BITS **IES** ; SIO Interrupt Enable INTS **PUSH** SB ; Store SMB, SRB **PUSH** EΑ Store EA **BITR EMB** LD EA,TDATA ; EA  $\leftarrow$  Transmit data ; TDATA address = Bank0 (20H-7FH) ; Transmit data  $\leftrightarrow$  Receive data XCH EA,SBUF ; RDATA address = Bank0 (20H-7FH) LD RDATA,EA **BITS** SMOD.3 ; SIO start POP EΑ POP SB **IRET** 



High Speed SIO Transmission

SERIAL I/O INTERFACE KS57C5532/P5532

# **NOTES**



KS57C5532/P5532 ELECTRICAL DATA

14

# **ELECTRICAL DATA**

## **OVERVIEW**

In this section, information on KS57C5532 electrical characteristics is presented as tables and graphics. The information is arranged in the following order:

# **Standard Electrical Characteristics**

- Absolute maximum ratings
- D.C. electrical characteristics
- System clock oscillator characteristics
- I/O capacitance
- A.C. electrical characteristics
- Operating voltage range

## **Miscellaneous Timing Waveforms**

- A.C timing measurement point
- Clock timing measurement at X<sub>IN</sub> and X<sub>OUT</sub>
- TCL timing
- Input timing for RESET
- Input timing for external interrupts
- Serial data transfer timing

# **Stop Mode Characteristics and Timing Waveforms**

- RAM data retention supply voltage in stop mode
- Stop mode release timing when initiated by RESET
- Stop mode release timing when initiated by an interrupt request



ELECTRICAL DATA KS57C5532/P5532

**Table 14-1. Absolute Maximum Ratings** 

 $(T_A = 25 \,^{\circ}C)$ 

Parameter	Symbol	Conditions	Rating	Units
Supply Voltage	V <sub>DD</sub>	-	-0.3 to 6.5	V
Input Voltage	V <sub>I1</sub>	All I/O ports	$-0.3$ to $V_{DD} + 0.3$	V
Output Voltage	Vo	_	$-0.3$ to $V_{DD} + 0.3$	V
Output Current High	I <sub>OH</sub>	One I/O port active	<b>– 15</b>	mA
		All I/O ports active	- 30	
Output Current Low	I <sub>OL</sub>	One I/O port active	+ 30 (Peak value)	mA
			+ 15 <sup>(note)</sup>	
		All I/O ports, total	+ 100 (Peak value)	
			+ 60 (note)	
Operating Temperature	T <sub>A</sub>	-	- 40 to +85	°C
Storage Temperature	T <sub>stg</sub>	-	-65 to +150	°C

 $\textbf{NOTE} : \quad \text{The values for Output Current Low ( } \textbf{I}_{OL} \text{ ) are calculated as Peak Value } \times \sqrt{\text{Duty}} \text{ .}$ 

# **Table 14-2. D.C. Electrical Characteristics**

 $(T_A = -40~^{\circ}C$  to +85  $^{\circ}C, V_{DD} = 1.8~V$  to 5.5 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Input High Voltage	V <sub>IH1</sub>	All input pins except those specified below for V <sub>IH2</sub> –V <sub>IH4</sub>	0.7 V <sub>DD</sub>	-	$V_{DD}$	V
	V <sub>IH2</sub>	Ports 0, 1, 3, 6, 7, and RESET	0.8 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH3</sub>	Ports 4 and 5 with pull-up resistors assigned	0.7 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH4</sub>	X <sub>IN,</sub> X <sub>OUT</sub> and XT <sub>IN</sub>	V <sub>DD</sub> _ 0.1		V <sub>DD</sub>	
Input Low Voltage	V <sub>IL1</sub>	All input pins except those specified below for V <sub>IL2</sub> –V <sub>IL3</sub>	-	1	0.3 V <sub>DD</sub>	V
	V <sub>IL2</sub>	Ports 0, 1, 3, 6, 7, and RESET			0.2 V <sub>DD</sub>	
	V <sub>IL3</sub>	X <sub>IN,</sub> X <sub>OUT</sub> and XT <sub>IN</sub>			0.1	



KS57C5532/P5532 ELECTRICAL DATA

Table 14-2. D.C. Electrical Characteristics (Continued)

 $(T_A = -40 \,^{\circ}C \, to \, +85 \,^{\circ}C, \, V_{DD} = 1.8 \, V \, to \, 5.5 \, V)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA Ports except 1	V <sub>DD</sub> – 1.0	_	_	V
Output Low Voltage	V <sub>OL1</sub>	$V_{DD} = 4.5 \text{ V}$ to 5.5 V $I_{OL} = 15 \text{ mA Ports } 4,5 \text{ only}$	-	_	2	V
		$V_{DD} = 1.8$ to 5.5 V, $I_{OL} = 1.6$ mA		_	0.4	V
	V <sub>OL2</sub>	$V_{DD}$ = 4.5 V to 5.5 V $I_{OL}$ = 4mA all out Ports except ports 4,5			2	V
		$V_{DD} = 1.8 \text{ to } 5.5 \text{ V}, I_{OL} = 1.6 \text{mA}$			0.4	V
Input High Leakage Current	I <sub>LIH1</sub>	$V_I = V_{DD}$ All input pins except those specified below for $I_{LIH2}$	-	-	3	μΑ
	I <sub>LIH2</sub>	$V_I = V_{DD}$ $X_{IN}, X_{OUT}$ and $XT_{IN}$			20	
Input Low Leakage Current	I <sub>LIL1</sub>	V <sub>I</sub> = 0 V All input pins except below and RESET	-	-	- 3	μΑ
	I <sub>LIL2</sub>	$V_I = 0 V$ $X_{IN}, X_{OUT}$ and $XT_{IN}$			- 20	
Output High Leakage Current	I <sub>LOH</sub>	V <sub>O</sub> = V <sub>DD</sub> All output pins	-	-	3	μА
Output Low Leakage Current	I <sub>LOL</sub>	V <sub>O</sub> = 0 V All output pins	-	-	- 3	
Pull-Up Resistor	R <sub>L1</sub>	$V_{DD} = 5 \text{ V}; V_I = 0 \text{ V}$ except RESET	25	45	100	kΩ
		V <sub>DD</sub> = 3 V	50	89	200	
	$R_{L3}$	$V_{DD} = 5 \text{ V}; V_{I} = 0 \text{ V}; \text{RESET}$	100	212	400	
		V <sub>DD</sub> = 3 V	200	441	800	
Pull-Down Resistor	R <sub>L4</sub>	$V_{DD} = 5 \text{ V}; V_{I} = V_{DD}; \text{ Port } 12$	25	46	100	
		V <sub>DD</sub> = 3 V	50	95	200	



ELECTRICAL DATA KS57C5532/P5532

Table 14-2. D.C. Electrical Characteristics (Concluded)

 $(T_A = -40 \,^{\circ}\text{C} \, \text{to} \, +85 \,^{\circ}\text{C}, \, V_{DD} = 1.8 \, \text{V} \, \text{to} \, 5.5 \, \text{V})$ 

Parameter	Symbol	Conditions		Min	Тур	Max	Units
Supply	I <sub>DD1</sub>	Run mode; V <sub>DD</sub> = 5.0 V ± 10%		_	3.0	5.0	mA
Current (1)	(DTMF ON)	3.58 MHz Crystal oscillator; C1 = C2					
		V <sub>DD</sub> = 3 V ± 10%			1.6	3.0	
	I <sub>DD2</sub>	Run mode; $V_{DD} = 5.0 \text{ V} \pm 10\%$	6.0 MHz		2.7	8.0	
	(DTMF OFF)	Crystal oscillator; C1 = C2 = 22 pF	3.58 MHz		2.0	4.0	
		V <sub>DD</sub> = 3 V ± 10%	6.0 MHz		1.3	4.0	
			3.58 MHz		0.9	2.3	
	I <sub>DD3</sub>	Idle mode; V <sub>DD</sub> = 5 V ± 10%	6.0 MHz		0.8	2.5	
			3.58 MHz		0.7	1.8	
		V <sub>DD</sub> = 3 V ± 10%	6.0 MHz		0.3	1.5	
			3.58 MHz		0.2	1.0	
	I <sub>DD4</sub>	Run mode; $V_{DD} = 3.0 \text{ V} \pm 10\%$		_	12.5	30	μΑ
		32 kHz Crystal oscillator					
	I <sub>DD5</sub>	Idle mode; $V_{DD} = 3.0 \text{ V} \pm 10\%$			4.5	15	
		32 kHz Crystal oscillator					
	I <sub>DD6</sub>	Stop mode; $V_{DD} = 5 \text{ V} \pm 10\%$	SCMOD = 0000B	_	1.9	5	
		Stop mode; $V_{DD} = 3 V \pm 10\%$	XT = 0V		0.6	3	
		Stop mode; $V_{DD} = 5 \text{ V} \pm 10\%$	SCMOD = 0100B		0.2	3	
		Stop mode; V <sub>DD</sub> = 3 V ± 10%			0.1	2	
Row Tone Level <sup>(2)</sup>	V <sub>ROW</sub>	$V_{DD} = 2.0 \text{ V to } 5.5 \text{ V}$ $R_1 = 12 \text{ K}\Omega; \text{ Temp} = -30 \text{ to } 60 ^{\circ}\text{C}$		- 16	- 14	- 11	dBV
Ratio of Column to Row Tone (2)	dB <sub>CR</sub>	$V_{DD} = 2.0 \text{ V to } 5.5 \text{ V}$ $R_L = 12 \text{ K}\Omega; \text{ Temp} = -30 \text{ to } 60 ^{\circ}\text{C}$		1	2	3	dB
Distortion (2) (Dual tone)	THD	$V_{DD}$ = 2.0 V to 5.5 V 1 MHz band, $R_L$ = 12 K $\Omega$ Temp = -30 to 60 °C		_	_	5	%

# NOTES:

- $1. \quad \text{D.C. electrical values for Supply Current (I$_{DD1}$ to I$_{DD3}$) do not include current drawn through internal pull-up resistors.}$
- 2. DTMF electrical characteristics.
- 3. For D.C. electrical values, the power control register (PCON) must be set to 0011B.



KS57C5532/P5532 ELECTRICAL DATA

**Table 14-3. Main System Clock Oscillator Characteristics** 

 $(T_A = -40 \,^{\circ}C \, to \, +85 \,^{\circ}C, \, V_{DD} = 1.8 \, V \, to \, 5.5 \, V)$ 

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Max	Units
Ceramic Oscillator	XIN XOUT  C1 C2	Oscillation frequency (1)	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	0.4	-	6.0	MHz
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	_	3	
		Stabilization time (2)	V <sub>DD</sub> = 3 V	_	_	4	ms
Crystal Oscillator	XIN XOUT  C1 C2	Oscillation frequency (1)	$V_{DD} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	_	6.0	MHz
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	_	3	
		Stabilization time (2)	V <sub>DD</sub> = 3 V	_	_	10	ms
External Clock	XIN XOUT	X <sub>IN</sub> input frequency <sup>(1)</sup>	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$	0.4	_	6.0	MHz
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	-	3	
		X <sub>IN</sub> input high and low level width (t <sub>XH,</sub> t <sub>XL</sub> )	_	83.3	_	1250	ns

# NOTES:

- 1. Oscillation frequency and  $X_{\text{IN}}$  input frequency data are for oscillator characteristics only.
- 2. Stabilization time is the interval required for oscillator stabilization after a power-on occurs, or when stop mode is terminated.

**ELECTRICAL DATA** KS57C5532/P5532

**Table 14-4. Recommended Oscillator Constants** 

 $(T_A = -40 \,^{\circ}C \text{ to } + 85 \,^{\circ}C)$ 

Manufacturer	Series Number <sup>(1)</sup>	Frequency Range	Load Cap (pF)		Oscillator Voltage Range (V)		Remarks
			C1	C2	MIN	MAX	
TDK	FCR ðÿM5	3.58 MHz-6.0 MHz	33	33	2.0	5.5	Leaded Type
	FCR ðÿMC5	3.58 MHz-6.0 MHz	(2)	(2)	2.0	5.5	On-chip C Leaded Type
	CCR ðÿMC3	3.58 MHz-6.0 MHz	(3)	(3)	2.0	5.5	On-chip C SMD Type

# NOTES:

1. Please specify normal oscillator frequency.

On-chip C: 30pF built in.
 On-chip C: 38pF built in.



KS57C5532/P5532 ELECTRICAL DATA

**Table 14-5. Subsystem Clock Oscillator Characteristics** 

$$(T_A = -40 \,^{\circ}\text{C} \, \text{to} \, +85 \,^{\circ}\text{C}, \, V_{DD} = 1.8 \, \text{V} \, \text{to} \, 5.5 \, \text{V})$$

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Max	Units
Crystal Oscillator	XTI XTOUT  C1 C2	Oscillation frequency (1)	_	32	32.76	35	kHz
		Stabilization time (2)	$V_{DD} = 2.7 \text{ V}$ to 5.5 V $V_{DD} = 1.8 \text{ V}$ to 5.5 V	_	1.0	2	S
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	_	_	10	s
External Clock	XTI XTOUT	XT <sub>IN</sub> input frequency <sup>(1)</sup>	_	32	_	100	kHz
		XT <sub>IN</sub> input high and low level width (t <sub>XH</sub> , t <sub>XL</sub> )	_	5	_	15	μs

### NOTES:

- 1. Oscillation frequency and  $\mathrm{XT}_{\mathrm{IN}}$  input frequency data are for oscillator characteristics only.
- 2. Stabilization time is the interval required for oscillating stabilization after a power-on occurs or when stop mode is terminated.

Table 14-6. Input/Output Capacitance

$$(T_A = 25 \, ^{\circ}C, \, V_{DD} = 0 \, V)$$

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Capacitance	C <sub>IN</sub>	$f = 1$ MHz; Unmeasured pins are returned to $V_{SS}$	-	_	15	pF
Output Capacitance	C <sub>OUT</sub>	-	_	_	15	pF
I/O Capacitance	C <sub>IO</sub>		_	_	15	pF

ELECTRICAL DATA KS57C5532/P5532

Table 14-7. A.C. Electrical Characteristics

 $(T_A = -40 \,^{\circ}C \, to \, +85 \,^{\circ}C, \, V_{DD} = 1.8 \, V \, to \, 5.5 \, V)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Instruction Cycle Time <sup>(1)</sup>	t <sub>CY</sub>	$V_{DD} = 2.7 \text{ V}$ to 5.5 V	0.67	-	64	μs
		$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	1.33			
TCL0, TCL1 Input Frequency	f <sub>TIO,</sub> f <sub>TI1</sub>	V <sub>DD</sub> = 2.7 V to 5.5 V	0	-	1.5	MHz
		$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$			1	MHz
TCL0, TCL1 Input High, Low Width	t <sub>TIHO</sub> , t <sub>TILO</sub> t <sub>TIH1</sub> , t <sub>TIL1</sub>	V <sub>DD</sub> = 2.7 V to 5.5 V	0.48	-	-	μѕ
		$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	1.8			
SCK Cycle Time	t <sub>KCY</sub>	V <sub>DD</sub> = 2.7 V to 5.5 V External SCK source	800	-	_	ns
		Internal SCK source	670			
		V <sub>DD</sub> = 1.8 V to 5.5 V External SCK source	3200			
		Internal SCK source	3800			
SCK High, Low Width	t <sub>KH,</sub> t <sub>KL</sub>	V <sub>DD</sub> = 2.7 V to 5.5 V External SCK source	335	-	_	ns
		Internal SCK source	t <sub>KCY</sub> -250			
		V <sub>DD</sub> = 1.8 V to 5.5 V External SCK source	1600			
		Internal SCK source	t <sub>KCY</sub> -2150			
SI Setup Time to SCK High	t <sub>SIK</sub>	V <sub>DD</sub> = 2.7 V to 5.5 V External SCK source	100	-	_	ns
		Internal SCK source	150			
		V <sub>DD</sub> = 1.8 V to 5.5 V External SCK source	150			
		Internal SCK source	500			
SI Hold Time to SCK High	t <sub>KSI</sub>	V <sub>DD</sub> = 2.7 V to 5.5 V External SCK source	400	-	-	ns
		Internal SCK source	400			
		V <sub>DD</sub> = 1.8 V to 5.5 V External SCK source	600			
		Internal SCK source	500			



KS57C5532/P5532 ELECTRICAL DATA

Table 14-7. A.C. Electrical Characteristics (Continued)

 $(T_A = -40 \,^{\circ}\text{C} \text{ to } + 85 \,^{\circ}\text{C}, \, V_{DD} = 1.8 \,^{\circ}\text{V} \text{ to } 5.5 \,^{\circ}\text{V})$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Output Delay for SCK to SO	t <sub>KSO</sub> (note)	V <sub>DD</sub> = 2.7 V to 5.5 V External SCK source	_	_	300	ns
		Internal SCK source			250	
		V <sub>DD</sub> = 1.8 V to 5.5 V External SCK source			1000	
		Internal SCK source			1000	
Interrupt Input High, Low Width	t <sub>INTH</sub> , t <sub>INTL</sub>	INT0, INT1, INT2, INT4, KS0–KS7	10	_	_	μs
RESET Input Low Width	t <sub>RSL</sub>	Input	10	_	_	μs

**NOTE**: R (1 k $\Omega$ ) and C (100 pF) are the load resistance and load capacitance of the SO output line.




Figure 14-1. Standard Operating Voltage Range



ELECTRICAL DATA KS57C5532/P5532

Table 14-8. RAM Data Retention Supply Voltage in Stop Mode

 $(T_A = -40 \, ^{\circ}C \text{ to } + 85 \, ^{\circ}C)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	$V_{DDDR}$	_	1.8	_	5.5	V
Data retention supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 1.5 V	_	0.1	10	μA
Release signal set time	t <sub>SREL</sub>	_	0	-	-	μs
Oscillator stabilization wait time (1)	t <sub>WAIT</sub>	Released by RESET	_	2 <sup>17</sup> /fx	_	ms
		Released by interrupt	_	(2)	_	ms

### NOTES:

- 1. During oscillator stabilization wait time, all CPU operations must be stopped to avoid instability during oscillator start-up.
- 2. Use the basic timer mode register (BMOD) interval timer to delay execution of CPU instructions during the wait time.



KS57C5532/P5532 ELECTRICAL DATA

### **TIMING WAVEFORMS**




Figure 14-2. Stop Mode Release Timing When Initiated by RESET




Figure 14-3. Stop Mode Release Timing When Initiated by Interrupt Request

ELECTRICAL DATA KS57C5532/P5532




Figure 14-4. A.C. Timing Measurement Points (Except for  $X_{\text{IN}}$  and  $XT_{\text{IN}}$ )




Figure 14-5. Clock Timing Measurement at  $X_{IN}$  (XT<sub>IN</sub>)




Figure 14-6. TCL0/1 Timing

KS57C5532/P5532 ELECTRICAL DATA




Figure 14-7. Input Timing for RESET Signal




Figure 14-8. Input Timing for External Interrupts and Quasi-Interrupts

ELECTRICAL DATA KS57C5532/P5532




Figure 14-9. Serial Data Transfer Timing

KS57C5532/P5532 MECHANICAL DATA

### 15

### **MECHANICAL DATA**

This section contains the following information about the device package:

- Package dimensions in millimeters
- Pad diagram




Figure 15-1. 64-QFP-1420F Package Dimensions



15-1

MECHANICAL DATA KS57C5532/P5532




Figure 15-2. 64-SDIP-750C Package Dimensions

KS57C5532/P5532 KS57P5532 OTP

## **16** KS57P5532OTP

### **OVERVIEW**

The KS57P5532 single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the KS57C5532 microcontroller. It has an on-chip OTP ROM instead of masked ROM. The EPROM is accessed by serial data format.

The KS57P5532 is fully compatible with the KS57C5532, both in function and in pin configuration. Because of its simple programming requirements, the KS57P5532 is ideal for use as an evaluation chip for the KS57C5532.



KS57P5532 OTP KS57C5532/P5532




Figure 16-1. KS57P5532 Pin Assignments (64-SDIP)

KS57C5532/P5532 KS57P5532 OTP




Figure 16-2. KS57P5532 Pin Assignments (64-QFP)

KS57P5532 OTP KS57C5532/P5532

Table 16-1. Descriptions of Pins Used to Read/Write the EPROM

Pin Name			During Programming
	Pin No.	I/O	Function
SDAT	28 (21)	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port.
SCLK	29 (22)	I	Serial clock pin. Input only pin.
V <sub>PP</sub> (TEST)	30 (23)	I	Power supply pin for EPROM cell writing (indicates that OTP enters into the writing mode). When 12.5 V is applied, OTP is in writing mode and when 5 V is applied, OTP is in reading mode. (Option) Hold GND when OTP is operating.
RESET	43 (36)	I	Chip initialization
V <sub>DD</sub> /V <sub>SS</sub>	32 (25) / 64 (57)	I	Logic power supply pin. V <sub>DD</sub> should be tied to + 5 V during programming.

NOTE: Parentheses indicate pin number for 64 QFP package.

Table 16-2. Comparison of KS57P5532 and KS57C5532 Features

Characteristic	KS57P5532	KS57C5532
Program Memory	32 K byte EPROM	32 K byte mask ROM
Operating Voltage (V <sub>DD</sub> )	1.8 V to 5.5 V	1.8 V to 5.5 V
OTP Programming Mode	V <sub>DD</sub> = 5 V, V <sub>PP</sub> (TEST) = 12.5V	
Pin Configuration	64 SDIP/QFP	64 SDIP/QFP
EPROM Programmability	User Program 1 time	Programmed at the factory

### **OPERATING MODE CHARACTERISTICS**

When 12.5 V is supplied to the  $V_{PP}(TEST)$  pin of the KS57P5532, the EPROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 16-3 below.

**Table 16-3. Operating Mode Selection Criteria** 

V <sub>DD</sub>	V <sub>PP</sub> (TEST)	REG/MEM	Address (A15–A0)	R/W	Mode
5 V	5 V	0	0000H	1	EPROM read
	12.5V	0	0000H	0	EPROM program
	12.5V	0	0000H	1	EPROM verify
	12.5V	1	0E3FH	0	EPROM read protection

NOTE: "0" means Low level; "1" means High level.



KS57C5532/P5532 KS57P5532 OTP

**Table 16-4. Absolute Maximum Ratings** 

 $(T_A = 25 \,^{\circ}C)$ 

Parameter	Symbol	Conditions	Rating	Units
Supply Voltage	V <sub>DD</sub>	_	-0.3 to 6.5	V
Input Voltage	V <sub>I1</sub>	All I/O ports	$-0.3$ to $V_{DD} + 0.3$	V
Output Voltage	Vo	_	$-0.3$ to $V_{DD} + 0.3$	V
Output Current High	I <sub>OH</sub>	One I/O port active	<b>– 15</b>	mA
	-	All I/O ports active	- 30	
Output Current Low	I <sub>OL</sub>	One I/O port active	+ 30 (Peak value)	mA
			+ 15 <sup>(note)</sup>	
		All I/O ports, total	+ 100 (Peak value)	
			+ 60 (note)	
Operating Temperature	T <sub>A</sub>	_	- 40 to + 85	°C
Storage Temperature	T <sub>stg</sub>	-	- 65 to + 150	°C

 $\textbf{NOTE}: \;\;$  The values for Output Current Low (  $I_{OL}$  ) are calculated as Peak Value  $\times \; \sqrt{\text{Duty}}$  .

### Table 16-5. D.C. Electrical Characteristics

 $(T_A = -40~^{\circ}C$  to  $+85~^{\circ}C, V_{DD} = 1.8~V$  to 5.5~V)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Input High Voltage	V <sub>IH1</sub>	All input pins except those specified below for V <sub>IH2</sub> –V <sub>IH4</sub>	0.7 V <sub>DD</sub>	_	V <sub>DD</sub>	V
	V <sub>IH2</sub>	Ports 0, 1, 3, 6, 7, and RESET	0.8 V <sub>DD</sub>		$V_{DD}$	
	V <sub>IH3</sub>	Ports 4 and 5 with pull-up resistors assigned	0.7 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH4</sub>	X <sub>IN,</sub> X <sub>OUT</sub> and XT <sub>IN</sub>	V <sub>DD</sub> _ 0.1		V <sub>DD</sub>	
Input Low Voltage	V <sub>IL1</sub>	All input pins except those specified below for V <sub>IL2</sub> –V <sub>IL3</sub>	_	_	0.3 V <sub>DD</sub>	V
	V <sub>IL2</sub>	Ports 0, 1, 3, 6, 7, and RESET			0.2 V <sub>DD</sub>	
	V <sub>IL3</sub>	X <sub>IN,</sub> X <sub>OUT</sub> and XT <sub>IN</sub>			0.1	

KS57P5532 OTP KS57C5532/P5532

Table 16-5. D.C. Electrical Characteristics (Continued)

 $(T_A = -40~^{\circ}C~$  to  $+85~^{\circ}C,~V_{DD} = 1.8~V~$  to 5.5~V)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = – 1 mA Ports except 1	V <sub>DD</sub> – 1.0		_	V
Output Low Voltage	V <sub>OL1</sub>	$V_{DD} = 4.5 \text{ V}$ to 5.5 V $I_{OL} = 15 \text{ mA Ports } 4,5 \text{ only}$	-	_	2	V
		$V_{DD} = 2.0$ to 5.5 V, $I_{OL} = 1.6$ mA		_	0.4	V
	V <sub>OL2</sub>	$V_{DD}$ = 4.5 V to 5.5 V $I_{OL}$ = 4mA all out Ports except ports 4,5			2	V
		V <sub>DD</sub> = 2.0 to 5.5 V, I <sub>OL</sub> = 1.6mA			0.4	V
Input High Leakage Current	I <sub>LIH1</sub>	$V_{I} = V_{DD}$ All input pins except those specified below for $I_{LIH2}$	-	_	3	μΑ
	I <sub>LIH2</sub>	$V_I = V_{DD}$			20	
		X <sub>IN</sub> , X <sub>OUT</sub> and XT <sub>IN</sub>				
Input Low Leakage Current	I <sub>LIL1</sub>	V <sub>I</sub> = 0 V All input pins except below and RESET	_	-	- 3	μΑ
	I <sub>LIL2</sub>	$V_I = 0 V$ $X_{IN}, X_{OUT}$ and $XT_{IN}$			- 20	
Output High Leakage Current	I <sub>LOH</sub>	V <sub>O</sub> = V <sub>DD</sub> All output pins	_	-	3	μΑ
Output Low Leakage Current	I <sub>LOL</sub>	V <sub>O</sub> = 0 V All output pins	_	-	- 3	
Pull-up Resistor	R <sub>L1</sub>	$V_{DD} = 5 \text{ V}; V_{I} = 0 \text{ V}$ except RESET	25	45	100	kΩ
		V <sub>DD</sub> = 3 V	50	89	200	
	R <sub>L3</sub>	$V_{DD} = 5 \text{ V}; V_I = 0 \text{ V}; \text{RESET}$	100	212	400	
		V <sub>DD</sub> = 3 V	200	441	800	
Pull-Down	R <sub>L4</sub>	$V_{DD} = 5 \text{ V} ; V_{I} = V_{DD}; \text{ Port } 12$	25	46	100	
Resistor		$V_{DD} = 3 V$	50	95	200	



KS57C5532/P5532 KS57P5532 OTP

Table 16-5. D.C. Electrical Characteristics (Concluded)

 $(T_A = -40 \,^{\circ}\text{C} \, \text{to} \, +85 \,^{\circ}\text{C}, \, V_{DD} = 1.8 \, \text{V} \, \text{to} \, 5.5 \, \text{V})$ 

Parameter	Symbol	Conditions		Min	Тур	Max	Units
Supply	I <sub>DD1</sub>	Run mode; V <sub>DD</sub> = 5.0 V ± 10%		_	3.0	5.0	mA
Current (1)	(DTMF ON)	3.58 MHz Crystal oscillator; C1 = C2 = 22 pF					
		V <sub>DD</sub> = 3 V ± 10%			1.6	3.0	
	I <sub>DD2</sub>	Run mode; $V_{DD} = 5.0 \text{ V} \pm 10\%$	6.0 MHz		2.7	8.0	
	(DTMF OFF)	Crystal oscillator; C1 = C2 = 22 pF	3.58 MHz		2.0	4.0	
		$V_{DD} = 3 V \pm 10\%$	6.0 MHz		1.3	4.0	
			3.58 MHz		0.9	2.3	
	I <sub>DD3</sub>	Idle mode; V <sub>DD</sub> = 5 V ± 10%	6.0 MHz		0.8	2.5	
			3.58 MHz		0.7	1.8	
		V <sub>DD</sub> = 3 V ± 10%	6.0 MHz		0.3	1.5	
			3.58 MHz		0.2	1.0	
	I <sub>DD4</sub>	Run mode; V <sub>DD</sub> = 3.0 V ± 10% 32 kHz Crystal oscillator		_	12.5	30	μΑ
	I <sub>DD5</sub>	Idle mode; V <sub>DD</sub> = 3.0 V ± 10% 32 kHz Crystal oscillator			4.5	15	
	I <sub>DD6</sub>	Stop mode; V <sub>DD</sub> = 5 V ± 10%	SCMOD = 0000B	_	1.9	5	
		Stop mode; $V_{DD} = 3 \text{ V} \pm 10\%$	XT = 0 V		0.6	3	
		Stop mode; $V_{DD} = 5 \text{ V} \pm 10\%$	SCMOD =		0.2	3	
		Stop mode; V <sub>DD</sub> = 3 V ± 10%	0100B		0.1	2	
Row Tone Level <sup>(2)</sup>	V <sub>ROW</sub>	$V_{DD}$ = 2.0 V to 5.5 V R <sub>L</sub> =12 K $\Omega$ ; Temp = -30 to 60 °C	•	- 16	- 14	- 11	dBV
Ratio of Column to Row Tone (2)	dB <sub>CR</sub>	$V_{DD}$ = 2.0 V to 5.5 V R <sub>L</sub> =12 K $\Omega$ ; Temp = -30 to 60 °C		1	2	3	dB
Distortion (2) (Dual tone)	THD	$V_{DD}$ = 2.0 V to 5.5 V 1 MHz band, R <sub>L</sub> = 12 K $\Omega$ Temp = -30 to 60 °C		_	_	5	%

- NOTES:
  1. D.C. electrical values for Supply Current (I<sub>DD1</sub> to I<sub>DD3</sub>) do not include current drawn through internal pull-up resistors.
- 2. DTMF electrical characteristics.
- 3. For D.C. electrical values, the power control register (PCON) must be set to 0011B.



KS57P5532 OTP KS57C5532/P5532

**Table 16-6. Main System Clock Oscillator Characteristics** 

 $(T_A = -40 \,^{\circ}C + 85 \,^{\circ}C, V_{DD} = 1.8 \,^{\circ}V \text{ to } 5.5 \,^{\circ}V)$ 

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Max	Units
Ceramic Oscillator	XIN XOUT  C1 C2	Oscillation frequency (1)	$V_{DD} = 2.7 \text{ V}$ to 5.5 V	0.4	I	6.0	MHz
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	_	3.0	
		Stabilization time (2)	$V_{DD} = 3 V$	ı	ı	4	ms
Crystal Oscillator	XIN XOUT  C1 C2	Oscillation frequency (1)	$V_{DD} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	-	6.0	MHz
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	_	3.0	
		Stabilization time (2)	$V_{DD} = 3 V$	ı	ı	10	ms
External Clock	XIN XOUT	X <sub>IN</sub> input frequency <sup>(1)</sup>	$V_{DD} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	I	6.0	MHz
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	0.4	_	3.0	
		X <sub>in</sub> input high and low level width (t <sub>XH</sub> , t <sub>XL</sub> )	-	83.3	_	1250	ns

### NOTES:

- 1. Oscillation frequency and  $\boldsymbol{X}_{\text{IN}}$  input frequency data are for oscillator characteristics only.
- 2. Stabilization time is the interval required for oscillating stabilization after a power-on occurs, or when stop mode is terminated.



KS57C5532/P5532 KS57P5532 OTP

**Table 16-7. Recommended Oscillator Constants** 

 $(T_A = -40 \,^{\circ}C \, + 85 \,^{\circ}C, V_{DD} = 1.8 \, V \text{ to } 5.5 \, V)$ 

Manufacturer	Series Number <sup>(1)</sup>	Frequency Range	Load Cap (pF)		Oscillator Voltage Range (V)		Remarks
			C1	C2	MIN	MAX	
TDK	FCR ðÿM5	3.58 MHz-6.0 MHz	33	33	2.0	5.5	Leaded Type
	FCR ðÿMC5	3.58 MHz-6.0 MHz	(2)	(2)	2.0	5.5	On-chip C Leaded Type
	CCR ðÿMC3	3.58 MHz-6.0 MHz	(3)	(3)	2.0	5.5	On-chip C SMD Type

### NOTES:

- 1. Please specify normal oscillator frequency.
- 2. On-chip C: 30pF built in.
- 3. On-chip C: 38pF built in.

### **Table 16-8. Subsystem Clock Oscillator Characteristics**

 $(T_A = -40 \,^{\circ}C + 85 \,^{\circ}C, V_{DD} = 1.8 \,V \text{ to } 5.5 \,V)$ 

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Max	Units
Crystal Oscillator	XTI XTOUT  C1 C2	Oscillation frequency (1)	_	32	32.76 8	35	kHz
		Stabilization time (2)	$V_{DD} = 2.7 \text{ V} \text{ to } 5.5 \text{ V}$	_	1.0	2	S
			$V_{DD} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}$	_	_	10	s
External Clock	XTI XTOUT	XT <sub>IN</sub> input frequency <sup>(1)</sup>	_	32	1	100	kHz
		XT <sub>IN</sub> input high and low level width (t <sub>XH,</sub> t <sub>XL</sub> )	-	5	_	15	μs

### NOTES:

- 1. Oscillation frequency and  ${\rm XT}_{\rm IN}$  input frequency data are for oscillator characteristics only.
- 2. Stabilization time is the interval required for oscillating stabilization after a power-on occurs or when stop mode is terminated.



KS57P5532 OTP KS57C5532/P5532

Table 16-9. Input/Output Capacitance

 $(T_A = 25 \,^{\circ}C, V_{DD} = 0 \, V)$ 

Parameter	Symbol	Condition	Min	Тур	Max	Units
Input Capacitance	C <sub>IN</sub>	f = 1 MHz; Unmeasured pins are returned to V <sub>SS</sub>	-	_	15	pF
Output Capacitance	C <sub>OUT</sub>		_	_	15	pF
I/O Capacitance	C <sub>IO</sub>		_	_	15	pF




Figure 16-3. Standard Operating Voltage Range



KS57C5532/P5532 DEVELOPMENT TOOLS

# 17 DEVELOPMENT TOOLS

### **OVERVIEW**

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+, for KS57, KS86, KS88 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

#### SHINE

Samsung Host Interface for In-Circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

#### SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

### SASM57

The SASM57 is an relocatable assembler for Samsung's KS57-series microcontrollers. The SASM57 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM57 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

### **HEX2ROM**

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value 'FF' is filled into the unused ROM area upto the maximum ROM size of the target device automatically.

### **TARGET BOARDS**

Target boards are available for all KS57-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.



DEVELOPMENT TOOLS KS57C5532/P5532

### **OTPs**

One time programmable microcontroller (OTP) for the KS57C5532 microcontroller and OTP programmer (Gang) are now available.




Figure 17-1. SMDS Product Configuration (SMDS2+)



KS57C5532/P5532 DEVELOPMENT TOOLS

### **TB575532A/TB575532A TARGET BOARD**

The TB575532A/TB575532A target board is used for the KS57C5532/P5532 microcontroller. It is supported by the SMDS2+ development system.




Figure 17-2. TB575532A Target Board Configuration



DEVELOPMENT TOOLS KS57C5532/P5532

'To User\_Vcc' Settings **Operating Mode** Comments The SMDS2/SMDS2+ To User\_Vcc supplies  $V_{CC}$  to the target Target TB575532A board (evaluation chip) and Vcc System the target system. Vcc SMDS2/SMDS2+ The SMDS2/SMDS2+ To User\_Vcc supplies  $V_{\mbox{\footnotesize CC}}$  only to the External Target Off O On TB575532A Vcc target board (evaluation chip). System The target system must have Vss its own power supply. Vcc SMDS2+

Table 17-1. Power Selection Settings for TB575532A



KS57C5532/P5532 DEVELOPMENT TOOLS

**Sub Clock Setting Operating Mode** Comments Set the XTI switch to "MDS" **EVA Chip** when the target board is KS57E5500 connected to the SMDS2/SMDS2+. **XTout** No Connection - 100 Pin Connector SMDS2/SMDS2+ Set the XTI switch to "XTAL" when the target board is used **EVA Chip** as a standalone unit, and is KS57E5500 not connected to the SMDS2/SMDS2+. **XTOUT XTAL** Target Board

Table 17-2. Clock Selection Settings for TB575532A

### **IDLE LED**

This LED is ON when the evaluation chip (KS57E5500) is in idle mode.

### **STOP LED**

This LED is ON when the evaluation chip (KS57E5500) is in stop mode.



DEVELOPMENT TOOLS KS57C5532/P5532




Figure 17-3. 64-Pin Connector for TB575532A



KS57C5532/P5532 DEVELOPMENT TOOLS




Figure 17-4. TB575532A Adapter Cable (KS57C5532/P5532)

DEVELOPMENT TOOLS KS57C5532/P5532

### **NOTES**

