
SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003


- Open Drain Power-On Reset With 200-ms Delay (TPS777xx)
- Open Drain Power Good (TPS778xx)
- 750-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 3.3-V Fixed Output and Adjustable Versions
- Dropout Voltage to 260 mV (Typ) at 750 mA (TPS77x33)
- Ultralow 85 μA Typical Quiescent Current
- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- 8-Pin SOIC and 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection

description


TPS777xx and TPS778xx are designed to have a fast transient response and be stable with a $10-\mu F$ low ESR capacitors. This combination provides high performance at a reasonable cost.

TPS77x33 DROPOUT VOLTAGE






PWP PACKAGE (TOP VIEW)



NC - No internal connection

D PACKAGE (TOP VIEW) GND 1 8 RESET/PG EN 2 7 FB/NC IN 3 6 OUT IN 4 5 OUT

TPS77x33 LOAD TRANSIENT RESPONSE





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

TEXAS INSTRUMENTS

description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 260 mV at an output current of 750 mA for the TPS77x33) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85 μ A over the full range of output current, 0 mA to 750 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to $\overline{\text{EN}}$ (enable) shuts down the regulator, reducing the quiescent current to 1 μ A at $T_{\text{LI}} = 25^{\circ}\text{C}$.

The RESET output of the TPS777xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS777xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.


Power good (PG) of the TPS778xx is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS777xx and TPS778xx are offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V for TPS77701 option and 1.2 V to 5.5 V for TPS77801 option). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS777xx and TPS778xx families are available in 8 pin SOIC and 20 pin PWP packages.

AVAILABLE OPTIONS

TJ	OUTPUT VOLTAGE (V)		PACKAGED DEVICES		
	TYP	TSSOP (PWP)		SOIC (D)	
	3.3	TPS77733PWP	TPS77833PWP	TPS77733D	TPS77833D
	2.5	TPS77725PWP	TPS77825PWP	TPS77725D	TPS77825D
	1.8	TPS77718PWP	TPS77818PWP	TPS77718D	TPS77818D
-40°C to 125°C	1.5	TPS77715PWP	TPS77815PWP	TPS77715D	TPS77815D
	Adjustable 1.5 V to 5.5 V	TPS77701PWP	_	TPS77701D	_
	Adjustable 1.2 V to 5.5 V	_	TPS77801PWP	_	TPS77801D

The TPS77x01 is programmable using an external resistor divider (see application information). The D and PWP packages are available taped and reeled. Add an R suffix to the device type (e.g., TPS77701DR).




[†] See application information section for capacitor selection details.

Figure 1. Typical Application Configuration for Fixed Output Options




SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

functional block diagram—adjustable version



functional block diagram—fixed-voltage version



SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

Terminal Functions

SOIC Package (TPS777xx)

TERMIN	NAL	1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN	2	I	Enable input			
FB/NC	7	I	Feedback input voltage for adjustable device (no connect for fixed options)			
GND	1		Regulator ground			
IN	3, 4	I	Input voltage			
OUT	5, 6	0	Regulated output voltage			
RESET	8	0	RESET output			

TSSOP Package (TPS777xx)

TER	MINAL	1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN	5	I	Enable input			
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)			
GND	3		Regulator ground			
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink			
IN	6, 7	I	Input			
NC	4, 8, 17, 18		No connect			
OUT	13, 14	0	Regulated output voltage			
RESET	16	0	RESET output			

SOIC Package (TPS778xx)

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN	2	I	Enable input			
FB/NC	7	I	Feedback input voltage for adjustable device (no connect for fixed options)			
GND	1		Regulator ground			
IN	3, 4	I	Input voltage			
OUT	5, 6	0	Regulated output voltage			
PG	8	0	PG output			


TSSOP Package (TPS778xx)

TER	TERMINAL		DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN	5	I	Enable input			
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)			
GND	3		Regulator ground			
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink			
IN	6, 7	I	Input			
NC	4, 8, 17, 18		No connect			
OUT	13, 14	0	Regulated output voltage			
PG	16	0	PG output			



SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

TPS777xx RESET timing diagram



[†] V_{res} is the minimum input voltage for a valid RESET. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

 $^{^{\}ddagger}$ V_{IT} –Trip voltage is typically 5% lower than the output voltage (95%V_O) $^{\lor}$ V_{IT} to $^{\lor}$ to the hysteresis voltage.

SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range [‡] , V _I	0.3 V to 13.5 V
Voltage range at EN	
Maximum RESET voltage (TPS777xx)	16.5 V
Maximum PG voltage (TPS778xx)	16.5 V
Peak output current	Internally limited
Output voltage, V _O (OUT, FB)	
Continuous total power dissipation	See dissipation rating tables
Operating virtual junction temperature range, T _J	–40°C to 125°C
Storage temperature range, T _{stq}	65°C to 150°C
ESD rating, HBM	2 kV

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES

PACKAGE	AIR FLOW (CFM)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	0	568 mW	5.68 mW/°C	312 mW	227 mW
	250	904 mW	9.04 mW/°C	497 mW	361 mW

DISSIPATION RATING TABLE 2 - FREE-AIR TEMPERATURES

PACKAGE	AIR FLOW (CFM)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
PWP§	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
PMP3	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W
PWP¶	0	3 W	23.8 mW/°C	1.9 W	1.5 W
PWP1	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W

[§] This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in × 2-in coverage (4 in²).

recommended operating conditions

		MIN	MAX	UNIT
Input voltage, V _I #	2.7	10	V	
Output valtage vange Va	TPS77701	1.5	5.5	V
Output voltage range, VO	TPS77801	1.2	5.5	V
Operating virtual junction temperature, T _J (see Note 1)	-40	125	°C	

[#] To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$



[‡] All voltage values are with respect to network terminal ground.

[¶] This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in²) and layers 3 and 6 at 100% coverage (6 in²). For more information, refer to TI technical brief SLMA002.

SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

electrical characteristics over recommended operating temperature range (TJ = -40°C to 125°C), $V_I = V_{O(tvp)} + 1 V$, $I_O = 1 mA$, $\overline{EN} = 0 V$, $C_O = 10 \mu F$ (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
		TPS77701	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T _J = 25°C		٧o		
		11 377701	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$		0.98V _O		1.02V _O	
		TPS77801	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T _J = 25°C		٧o		
		11-377601	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$		0.98V _O		1.02V _O	
		TPS77x15	T _J = 25°C,	2.7 V < V _{IN} < 10 V		1.5		
Output voltag	ge (10 μA to 750 mA	11-3//X13	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	2.7 V < V _{IN} < 10 V	1.470		1.530	V
load) (see No	ote 2)	TPS77x18	T _J = 25°C,	2.8 V < V _{IN} < 10 V		1.8		V
		11-3/7/10	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	2.8 V < V _{IN} < 10 V	1.764		1.836	
		TPS77x25	T _J = 25°C,	3.5 V < V _{IN} < 10 V		2.5		
		11-377.25	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	3.5 V < V _{IN} < 10 V	2.450		2.550	
		TPS77x33	T _J = 25°C,	4.3 V < V _{IN} < 10 V		3.3		
		11577733	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	4.3 V < V _{IN} < 10 V	3.234		3.366	
Ouissant au	irrent (GND current) (see	Note 2)	$10 \mu A < I_O < 750 mA$,	T _J = 25°C		85		μА
Quiescent cu	ineni (GND cunent) (see	Note 2)	$I_O = 750 \text{ mA},$				125	μΑ
	Output voltage line regulation (ΔVO/VO) (see Notes 2 and 3)			T _J = 25°C		0.01		%/V
Load regulati	on					3		mV
Output noise	Output noise voltage (TPS77x18)		BW = 200 Hz to 100 kl T _J = 25°C, I _C = 750 μ <i>a</i>			54		μVrms
Output currer	nt limit		V _O = 0 V			1.7	2	А
Thermal shut	tdown junction temperatu	re				150		°C
01			EN = V _{I,}	$T_J = 25^{\circ}C$, 2.7 V < V _I < 10 V		1		μА
Standby curr	ent		EN = V _I ,	2.7 V < V _I < 10 V			10	μА
FB input curr	ent	TPS77x01	FB = 1.5 V			2		nA
High level en	able input voltage	_			1.7			V
Low level ena	Low level enable input voltage						0.9	V
Power supply	Power supply ripple rejection (see Note 2)		f = 1 KHz, T _J = 25°C	$C_0 = 10 \mu F$,		60		dB
	Minimum input voltage	or valid RESET	I _O (RESET) = 300 μA			1.1		V
Reset	Trip threshold voltage		V _O decreasing		92		98	%Vo
	Hysteresis voltage		Measured at VO			0.5		%Vo
(TPS777xx)	Output low voltage		V _I = 2.7 V,	IO(RESET) = 1 mA		0.15	0.4	V
	Leakage current		V _(RESET) = 5 V	- ()			1	μА
	RESET time-out delay		(3.202.)			200		ms
	·		L					

NOTES: 1. Minimum IN operating voltage is 2.7 V or V_{O(typ)} + 1 V, whichever is greater. Maximum IN voltage 10V. 2. If V_O ≤ 1.8 V then V_{Imin} = 2.7 V, V_{Imax} = 10 V:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - 2.7 V)}{100} \times 1000$$

If $V_O \ge 2.5 \text{ V}$ then $V_{lmin} = V_O + 1 \text{ V}$, $V_{lmax} = 10 \text{ V}$:

Line Reg. (mV) =
$$(\%/V) \times \frac{V_O(V_{lmax} - (V_O + 1 V))}{100} \times 1000$$



SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

electrical characteristics ove<u>r re</u>commended operating temperature range (TJ = -40° C to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 10$ μF (unless otherwise noted) (continued)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	Minimum input voltage for valid PG		$I_{O(PG)} = 300 \mu A$			1.1		V	
	Trip threshold voltage		V _O decreasing		92		98	%Vo	
PG (TPS778xx)	Hysteresis voltage		Measured at VO			0.5		%Vo	
(11 OTTOXX)	Output low voltage		$V_{I} = 2.7 V,$	$I_{O(PG)} = 1 \text{ mA}$		0.15	0.4	V	
	Leakage current		V _(PG) = 5 V				1	μΑ	
Land suggest (FAI)		<u>EN</u> = 0 V		-1	0	1			
Input current	Input current (EN)		EN = V _I		-1		1	μΑ	
	TD077700		I _O = 750 mA,	T _J = 25°C		260			
Dropout voltage (see Note 4)		TPS77733	I _O = 750 mA,				427	mV	
		TPS77833	I _O = 750 mA,	T _J = 25°C		260		IIIV	
			$I_O = 750 \text{ mA},$				427		


NOTE 3: IN voltage equals V_O(typ) – 100 mV; TPS77x01 output voltage set to 3.3 V nominal with external resistor divider. TPS77x15, TPS77x18, and TPS77x25 dropout voltage limited by input voltage range limitations (i.e., TPS77x33 input voltage needs to drop to 3.2 V for purpose of this test).

TYPICAL CHARACTERISTICS

Table of Graphs


			FIGURE
\/-	Output valtage	vs Output current	2, 3, 4
VO	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8
	Power supply ripple rejection	vs Frequency	9
	Output spectral noise density	vs Frequency	10
Z _O	Output impedance	vs Frequency	11
\/	Dropout voltage	vs Input voltage	12
V_{DO}	Dropout voltage	vs Free-air temperature	13
	Input voltage (min)	vs Output voltage	14
	Line transient response		15, 17
	Load transient response		16, 18
VO	Output voltage	vs Time	19
	Equivalent series resistance (ESR)	vs Output current	21 – 24


TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS















TPS77x33

TYPICAL CHARACTERISTICS










TPS77x33

TYPICAL CHARACTERISTICS





20

40

80 100 120 140 160 180 200

 $\textbf{t-Time}-\mu \textbf{s}$

Figure 17

80 100 120 140 160 180 200

 $t - Time - \mu s$

Figure 16

20 40

TYPICAL CHARACTERISTICS




Figure 20. Test Circuit for Typical Regions of Stability (Figures 21 through 24) (Fixed Output Options)

TYPICAL CHARACTERISTICS

TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**[†] vs **OUTPUT CURRENT**





Figure 21

TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**[†]

vs **OUTPUT CURRENT**



TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**[†] vs




Figure 22

TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**[†]

vs **OUTPUT CURRENT**




Figure 24

[†] Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

APPLICATION INFORMATION

The TPS777xx and TPS778xx families include four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS77x01 (adjustable from 1.5 V to 5.5 V for TPS77701 option and 1.2 V to 5.5 V for TPS77801 option).

device operation

The TPS777xx and TPS778xx feature very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). The TPS777xx and TPS778xx use a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS777xx and TPS778xx quiescent currents remain low even when the regulator drops out, eliminating both problems.

The TPS777xx and TPS778xx families also feature a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to $2 \mu A$. If the shutdown feature is not used, \overline{EN} should be tied to ground.

minimum load requirements

The TPS777xx and TPS778xx families are stable even at zero load; no minimum load is required for operation.

FB—pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option . The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 26. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047 μ F or larger) improves load transient response and noise rejection if the TPS777xx or TPS778xx are located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS777xx and TPS778xx require an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10 μ F and the ESR (equivalent series resistance) must be between 50 m Ω and 1.5 Ω . Capacitor values 10 μ F or larger are acceptable, provided the ESR is less than 1.5 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



APPLICATION INFORMATION

external capacitor requirements (continued)




Figure 25. Typical Application Circuit (Fixed Versions)

programming the TPS77x01 adjustable LDO regulator

The output voltage of the TPS77x01 adjustable regulator is programmed using an external resistor divider as shown in Figure 26. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.1834 \text{ V typ (the internal reference voltage)}$

Resistors R1 and R2 should be chosen for approximately $10-\mu A$ divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = $110 \text{ k}\Omega$ to set the divider current at approximately $10 \mu A$ and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	121	110	kΩ
3.3 V	196	110	kΩ
3.6 V	226	110	kΩ
4.75 V	332	110	kΩ

Figure 26. TPS77x01 Adjustable LDO Regulator Programming



SLVS230F - SEPTEMBER 1999 - REVISED JUNE 2003

APPLICATION INFORMATION

reset indicator

The TPS777xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence).

power-good indicator

The TPS778xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator.

regulator protection

The TPS777xx and TPS778xx PMOS-pass transistors have a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS777xx and TPS778xx also feature internal current limiting and thermal protection. During normal operation, the TPS777xx and TPS778xx limit output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.



APPLICATION INFORMATION

power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125° C; the maximum junction temperature should be restricted to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_{D} , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where:

T_{.I}max is the maximum allowable junction temperature.

R_{0.1A} is the thermal resistance junction-to-ambient for the package, and is calculated as

$$\frac{1}{\text{derating factor}}$$
 from the dissipation rating tables.

T_A is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated