



SRAM

128K X 8 HIGH SPEED CMOS STATIC RAM

FEATURES

- »VFast Address Access Times : 10/12/15ns
- »VSingle 3.3V ±0.3V power supply
- »VLow Power Consumption : 110/105/100mA
- »VTTL I/O compatible
- »V2.0V data retention mode
- »VAutomatic power-down when deselected
- »VAvailable packages :
 - 32-pin 300 mil SOJ & 32-pin TSOP-I
- »VIndustry Standard Pin Assignment


PIN CONFIGURATION



GENERAL DESCRIPTION

The T14L1024A is a one-megabit density, fast static random access memory organized as 131,072 words by 8 bits. It is designed for use in high performance memory applications such as main memory storage and high speed communication buffers. Fabricated using high performance CMOS technology, access times down to 10ns are achieved. Memory expansion by banking is easily accomplished using the chip enable pins CE1 and CE2. This device is packaged in a standard 32-pin 300 mil SOJ and 32-pin TSOP-I.

BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
I/O0 - I/O7	Data Inputs/Outputs
CE1,CE2	Chip Select Inputs
WE	Write Enable
OE	Output Enable
Vcc	Power Supply
Vss	Ground

PART NUMBER EXAMPLES

	PACKAGE	SPEED
T14L1024A-10J	SOJ	10ns
T14L1024A-10P	TSOP-I	10ns

DC CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYM	RATING	UNIT
Power Supply Voltage	V _{CC}	-0.5 to 4.6	V
Input Voltage	V _{IN}	-0.5 to V _{CC} +0.5	V
Output Voltage	V _{OUT}	-0.5 to V _{CC} +0.5	V
Operating Temperature	T _{OPR}	0 to +70	°C
Storage Temperature	T _{STG}	-55 to +150	°C
Power Dissipation	P _D	1.0	W
Short Circuit Output Current	I _{OUT}	50	mA

TRUTH TABLE

CE1	CE2	OE	WE	MODE	I/O0- I/O7	V _{CC}
H	X	X	X	Not Selected	High-Z	I _{SB} , I _{SB1}
X	L	X	X	Not Selected	High-Z	I _{SB} , I _{SB1}
L	H	H	H	Output Disable	High-Z	I _{CC}
L	H	L	H	Read	Data Out	I _{CC}
L	H	X	L	Write	Data In	I _{CC}

OPERATING CHARACTERISTICS

(V_{CC} = 3.3V ±0.3V, T_a = 0 to 70°C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	MAX.	UNIT	
Power Supply Voltage	V _{CC}		3.0	3.6	V	
Input Low Voltage	V _{IL}		-0.5	0.8	V	
Input High Voltage	V _{IH}		2.1	V _{CC} +0.3	V	
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{CC}	-	5	μA	
Output Leakage Current	I _{LO}	V _{IN} = V _{SS} to V _{CC} , $\overline{CE1} = V_{IH}$ or CE2 = V _{IL} or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$	-	5	μA	
Output Low Voltage	V _{OL}	I _{OL} = 4.0 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} = -2.0 mA	2.4	-	V	
Operating Power Supply Current	I _{CC}	$\overline{CE1} = V_{IL}$ CE2 = V _{IH} ; f = max IO = 0mA	10ns	-	110	mA
			12ns	-	105	mA
			15ns	-	100	mA
Standby Power Supply Current	I _{SB}	$\overline{CE1} = V_{IH}$, CE2 = V _{IL} , IO = 0mA	-	25	mA	
	I _{SB1}	V _{CC} = max; $\overline{CE1} > V_{CC}-0.2V$ or CE2 < V _{SS} +0.2V; f=0mhz; IO = 0mA	-	5	mA	

Note: Typical characteristics are at V_{CC} = 3.3V, T_a = 25°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYM	MIN	TYP	MAX	UNIT
Supply Voltage	V _{CC}	Typ-0.3	3.3	Typ+0.3	V
Input Voltage, low	V _{IL}	-0.3	-	0.8	V
Input Voltage, high	V _{IH}	2.1	-	V _{CC} +0.3	V
Ambient Temperature	T _A	0	-	70	°C

CAPACITANCE



PARAMETER	SYMBOL	CONDITION	MAX.	UNIT
Input Capacitance	C _{IN}	V _{IN} = 0V	6	pF
Input/ Output Capacitance	C _{I/O}	V _{OUT} = 0V	8	pF

Note: These parameters are sampled but not 100% tested.

AC TEST CONDITIONS

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3.0 ns
Input and Output Timing Reference Level	1.5V
Output Load	C _L = 30pF, I _{OH} /I _{OL} = -2mA/4mA

AC TEST LOADS AND WAVEFORM



(For TCLZ, TOLZ, TCHZ, TOHZ, TWHZ, TOW)

AC CHARACTERISTICS

 ($V_{CC}=3.3V \pm 0.3V$, $V_{SS} = 0V$, $T_a = 0$ to $70^{\circ}C$)

(1) READ CYCLE

PARAMETER	SYM.	T14L1024A-10		T14L1024A-12		T14L1024A-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	T_{RC}	10	$\frac{1}{2}$	12	$\frac{1}{2}$	15	$\frac{1}{2}$	ns
Address Access Time	T_{AA}	$\frac{1}{2}$	10	$\frac{1}{2}$	12	$\frac{1}{2}$	15	ns
Chip Enable Access Time	T_{ACE}	$\frac{1}{2}$	10	$\frac{1}{2}$	12	$\frac{1}{2}$	15	ns
Output Enable to Output Valid	T_{AOE}	$\frac{1}{2}$	6	$\frac{1}{2}$	6	$\frac{1}{2}$	7	ns
Chip Enable to Output in Low Z	T_{CLZ}^*	3	$\frac{1}{2}$	3	$\frac{1}{2}$	3	$\frac{1}{2}$	ns
Output Enable to Output in Low Z	T_{OLZ}^*	0	$\frac{1}{2}$	0	$\frac{1}{2}$	0	$\frac{1}{2}$	ns
Chip Disable to Output in High Z	T_{CHZ}^*	$\frac{1}{2}$	3	$\frac{1}{2}$	3	$\frac{1}{2}$	4	ns
Output Disable to Output in High Z	T_{OHZ}^*	$\frac{1}{2}$	3	$\frac{1}{2}$	3	$\frac{1}{2}$	4	ns
Output Hold from Address Change	T_{OH}	3	$\frac{1}{2}$	3	$\frac{1}{2}$	3	$\frac{1}{2}$	ns


(2)WRITE CYCLE

PARAMETER	SYM.	T14L1024A-10		T14L1024A-12		T14L1024A-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	T_{WC}	10	$\frac{1}{2}$	12	$\frac{1}{2}$	15	$\frac{1}{2}$	ns
Chip Enable to End of Write	T_{CW}	8	$\frac{1}{2}$	10	$\frac{1}{2}$	13	$\frac{1}{2}$	ns
Address Valid to End of Write	T_{AW}	8	$\frac{1}{2}$	10	$\frac{1}{2}$	13	$\frac{1}{2}$	ns
Address Setup Time	T_{AS}	0	$\frac{1}{2}$	0	$\frac{1}{2}$	0	$\frac{1}{2}$	ns
Write Pulse Width	T_{WP}	8	$\frac{1}{2}$	10	$\frac{1}{2}$	13	$\frac{1}{2}$	ns
Write Recovery Time	T_{WR}	0	$\frac{1}{2}$	0	$\frac{1}{2}$	0	$\frac{1}{2}$	ns
Data Valid to End of Write	T_{DW}	5	$\frac{1}{2}$	6	$\frac{1}{2}$	8	$\frac{1}{2}$	ns
Data Hold from End of Write	T_{DH}	0	$\frac{1}{2}$	0	$\frac{1}{2}$	0	$\frac{1}{2}$	ns
Write to Output in High Z	T_{WHZ}^*	$\frac{1}{2}$	5	$\frac{1}{2}$	5	$\frac{1}{2}$	5	ns
Output Disable to Output in High Z	T_{OHZ}^*	3	$\frac{1}{2}$	4	$\frac{1}{2}$	5	$\frac{1}{2}$	ns
Output Active from End of Write	T_{OW}	3	$\frac{1}{2}$	3	$\frac{1}{2}$	3	$\frac{1}{2}$	ns

TIMING WAVEFORMS


READ CYCLE 1

(Address Controlled)




READ CYCLE 2


(Chip Enable Controlled)



WRITE CYCLE 1 (\overline{OE} CLOCK)



WRITE CYCLE 2 ($\overline{OE} = V_{IL}$ Fixed)





 DONT CARE
 UNDEFINED

- Notes:
1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
 2. The data output from D_{OUT} are the same as the data written to D_{IN} during the write cycle.
 3. D_{OUT} provides the read data for the next address.
 4. Transition is measured ± 500 mV from steady state with $C_L = 5\text{pF}$. This parameter is guaranteed but not 100% tested.
 5. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .


PACKAGE DIMENSIONS

32-LEAD SOJ (300 mil)



SYMBOL	DIMENSIONS IN INCHES	DIMENSIONS IN MM
A	0.140(MAX)	3.556(MAX)
A1	0.026(MIN)	0.660(MIN)
A2	0.100±0.005	2.540±0.127
B	0.018(TYP)	0.457(TYP)
B1	0.028(TYP)	0.711(TYP)
C	0.008(TYP)	0.203(TYP)
D	0.823±0.005	20.904±0.127
E	0.335±0.010	8.509±0.254
E1	0.300±0.005	7.620±0.127
e	0.050(TYP)	1.270(TYP)
L	0.086±0.010	2.184±0.254
y	0.003(MAX)	0.076(MAX)

PACKAGE DIMENSIONS
32-LEAD TSOP-I (8x20mm)



SCALE : "A"

SYMBOL	DIMENSIONS IN INCHES	DIMENSIONS IN MM
A	0.047(MAX)	1.19(MAX)
A1	0.012±0.002	0.30(MIN)
A2	0.035±0.002	0.889±0.051
b	0.009±0.002	0.229±0.051
C	0.006±0.001	0.152 ±0.026
D	0.787±0.008	19.99±0.203
Db	0.724±0.004	18.39±0.1
E	0.315±0.004	8.00±0.01
L	0.024±0.004	0.610±0.102
L1	0.032(TYP)	0.813(TYP)
∠	0°~12°	0°~12°