



### 2Mx8 MONOLITHIC FLASH, SMD 5962-97609

PRELIMINARY\*

#### FEATURES

- Access Times of 90, 120, 150ns
- Packaging:
  - 56 lead, Hermetic Ceramic, 0.520" CSOP (Package 207).
  - Fits standard 56 SSOP footprint.
  - 44 pin Ceramic LCC\*\*
  - 44 pin Ceramic SOJ (Package 102)\*\*
  - 44 lead Ceramic Flatpack (Package 225)\*\*
- Sector Architecture
  - 32 equal size sectors of 64KBytes each
  - Any combination of sectors can be erased. Also supports full chip erase.
- 100,000 Write/Erase Cycles Minimum
- Organized as 2Mx8
- Commercial, Industrial, and Military Temperature Ranges




- 5 Volt Read and Write. 5V ±10% Supply.
- Low Power CMOS
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- $\overline{\text{RESET}}$  pin resets internal state machine to the read mode.
- Multiple Ground Pins for Low Noise Operation

\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

\*\* Package to be developed.

Note: For programming information refer to Flash Programming 16M5 Application Note.

#### FIG. 1 PIN CONFIGURATION FOR WMF2M8-XXX5



#### PIN DESCRIPTION

I/O0-7	Data Inputs/Outputs
A0-20	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
Vcc	Power Supply
GND	Ground
RY/BY	Ready/Busy
RESET	Reset

\*\* Package to be developed.



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V <sub>T</sub>	-2.0 to +7.0	V
Power Dissipation	P <sub>T</sub>	8	W
Storage Temperature	T <sub>stg</sub>	-65 to +125	°C
Short Circuit Output Current	I <sub>os</sub>	100	mA
Endurance - Write/Erase Cycles (Mil Temp)		100,000 min	cycles
Data Retention (Mil Temp)		20	years

## CAPACITANCE

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
Address Input capacitance	C <sub>AD</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	12	pF
Output Enable capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	12	pF
Write Enable capacitance	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	12	pF
Chip Select capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	12	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	12	pF

This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.0	-	V <sub>CC</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.5	-	+0.8	V
Operating Temperature (Mil.)	T <sub>A</sub>	-55	-	+125	°C
Operating Temperature (Ind.)	T <sub>A</sub>	-40	-	+85	°C


## DC CHARACTERISTICS - CMOS COMPATIBLE

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	µA
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	µA
V <sub>CC</sub> Active Current for Read (1)	I <sub>CC1</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}$		40	mA
V <sub>CC</sub> Active Current for Program or Erase (2)	I <sub>CC2</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		60	mA
V <sub>CC</sub> Standby Current	I <sub>CC3</sub>	V <sub>CC</sub> = 5.5, $\overline{CS} = V_{IH}, f = 5\text{MHz}, \overline{RESET} = V_{CC} \pm 0.3\text{V}$		2.0	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12.0 mA, V <sub>CC</sub> = 4.5		0.45	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = 4.5	0.85xV <sub>CC</sub>		V
Low V <sub>CC</sub> Lock-Out Voltage	V <sub>LKO</sub>		3.2	4.2	V

### NOTES:

1. The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with  $\overline{OE}$  at V<sub>IH</sub>.
2. I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.
3. DC test conditions V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>CC</sub> - 0.3V



## AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - $\overline{WE}$ CONTROLLED

(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>wc</sub>	90		120		150		ns
Chip Select Setup Time	t <sub>ELWL</sub>	t <sub>CS</sub>	0		0		0		ns
Write Enable Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	45		50		50		ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>AS</sub>	0		0		0		ns
Data Setup Time	t <sub>DVWH</sub>	t <sub>DS</sub>	45		50		50		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		0		ns
Address Hold Time	t <sub>WLAX</sub>	t <sub>AH</sub>	45		50		50		ns
Write Enable Pulse Width High	t <sub>WHWL</sub>	t <sub>WPH</sub>	20		20		20		ns
Duration of Byte Programming Operation (1)	t <sub>WHWH1</sub>			300		300		300	μs
Sector Erase (2)	t <sub>WHWH2</sub>			15		15		15	sec
Read Recovery Time before Write	t <sub>GHWL</sub>		0		0		0		μs
V <sub>CC</sub> Setup Time	t <sub>VCS</sub>		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t <sub>OEHL</sub>	10		10		10		ns
$\overline{RESET}$ Pulse Width		t <sub>RP</sub>	500		500		500		ns

### NOTES:

1. Typical value for t<sub>WHWH1</sub> is 7μs.
2. Typical value for t<sub>WHWH2</sub> is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

## AC CHARACTERISTICS – READ-ONLY OPERATIONS

(V<sub>CC</sub> = 5.0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>RC</sub>	90		120		150		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>ACC</sub>		90		120		150	ns
Chip Select Access Time	t <sub>ELQV</sub>	t <sub>CE</sub>		90		120		150	ns
Output Enable to Output Valid	t <sub>GLQV</sub>	t <sub>OE</sub>		40		50		55	ns
Chip Select High to Output High Z (1)	t <sub>EHQZ</sub>	t <sub>DF</sub>		20		30		35	ns
Output Enable High to Output High Z (1)	t <sub>GHQZ</sub>	t <sub>DF</sub>		20		30		35	ns
Output Hold from Addresses, CS or OE Change, whichever is First	t <sub>AXQX</sub>	t <sub>OH</sub>	0		0		0		ns
$\overline{RESET}$ Low to Read Mode (1)		t <sub>Ready</sub>		20		20		20	μs

1. Guaranteed by design, not tested.



**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{CS}$  CONTROLLED**


( $V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55^{\circ}C$  to  $+125^{\circ}C$ )

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	90		120		150		ns
Write Enable Setup Time	tWLEL	tWS	0		0		0		ns
Chip Select Pulse Width	tELEH	tCP	45		50		50		ns
Address Setup Time	tAVEL	tAS	0		0		0		ns
Data Setup Time	tDVEH	tDS	45		50		50		ns
Data Hold Time	tEHDX	tDH	0		0		0		ns
Address Hold Time	tELAX	tAH	45		50		50		ns
Chip Select Pulse Width High	tEHEL	tCPH	20		20		20		ns
Duration of Byte Programming Operation (1)	tWHWH1			300		300		300	$\mu s$
Sector Erase Time (2)	tWHWH2			15		15		15	sec
Read Recovery Time	tGHEL		0		0		0		$\mu s$
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		tOEHL	10		10		10		ns

**NOTES:**

1. Typical value for tWHWH1 is 7 $\mu s$ .
2. Typical value for tWHWH2 is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

**FIG. 2  
AC TEST CIRCUIT**



**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

**NOTES:**

$V_z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
 Tester Impedance  $Z_0 = 75 \Omega$ .  
 $V_z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.

**FIG. 3  
RESET TIMING DIAGRAM**






FIG. 4  
AC WAVEFORMS FOR READ OPERATIONS







FIG. 5  
WRITE/ERASE/PROGRAM  
OPERATION, WE CONTROLLED




NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3.  $\overline{D_7}$  is the output of the complement of the data written to the device.
4. D<sub>out</sub> is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.





**FIG. 7**  
**AC WAVEFORMS FOR DATA POLLING**  
**DURING EMBEDDED ALGORITHM OPERATIONS**











**PACKAGE 102: 44 LEAD, CERAMIC SOJ\*\***



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

\*\* Package to be developed.

**PACKAGE 225: 44 LEAD, CERAMIC FLATPACK\*\***




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

\*\* Package to be developed.




PACKAGE 207: 56 LEAD, CERAMIC SOP\*\*



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

PACKAGE DIMENSION: 44 LEAD, CERAMIC LCC\*\*




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

\*\* Package to be developed.



## ORDERING INFORMATION

**W M F 2M 8 - XXX X X 5 X**



\* Package to be developed.

DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
2M x 8 Flash Monolithic	64KByte	150ns	56 lead CSOP (DA)	5962-97609 01HXX
2M x 8 Flash Monolithic	64KByte	120ns	56 lead CSOP (DA)	5962-97609 02HXX
2M x 8 Flash Monolithic	64KByte	90ns	56 lead CSOP (DA)	5962-97609 03HXX