

EN29LV040J ******PRELIMINARY DRAFT***** 4 Megabit (512K x 8-bit) Uniform Sector, CMOS 3.0 Volt-only, 32-Pin Flash Memory

FEATURES

- Single power supply operation
- Full voltage range: 2.7-3.6 volt read and write operations for battery-powered applications.
- Regulated voltage range: 3.0-3.6 volt read and write operations for high performance 3.3 volt microprocessors.
- High performance
- Access times as fast as 70 ns
- Low power consumption (typical values at 5 MHz)
- 7 mA typical active read current
- 15 mA typical program/erase current
- 1 μ A typical standby current (standard access time to active mode)
- Flexible Sector Architecture:
- Eight 64 Kbyte sectors
- Supports full chip erase
- Individual sector erase supported
- Sector protection and unprotection:
 Hardware locking of sectors to prevent program or erase operations within individual sectors

- High performance program/erase speed
- Byte/Word program time: 9µs typical
- Sector erase time: 700ms typical
- JEDEC Standard program and erase commands
- JEDEC standard DATA polling and toggle bits feature
- Single Sector and Chip Erase
- Embedded Erase and Program Algorithms
- Erase Suspend / Resume modes:
 Read or program another Sector during
 Erase Suspend Mode
- double-metal double-poly triple-well CMOS Flash Technology
- Low Vcc write inhibit < 2.5V
- >100K program/erase endurance cycle
- 32-pin TSOP (Type 1) or 32-pin PLCC
- Commercial Temperature Range


GENERAL DESCRIPTION

The EN29LV040J is a 4-Megabit, electrically erasable, read/write non-volatile flash memory, organized as 524,288 bytes. Any byte can be programmed typically in 9µs. The EN29LV040J features 3.0V voltage read and write operation, with access times as fast as 70ns to eliminate the need for WAIT states in high-performance microprocessor systems.

The EN29LV040J has separate Output Enable ($\overline{\text{OE}}$), Chip Enable ($\overline{\text{CE}}$), and Write Enable ($\overline{\text{WE}}$) controls, which eliminate bus contention issues. This device is designed to allow either single Sector or full chip erase operation, where each Sector can be individually protected against program/erase operations or temporarily unprotected to erase or program. The device can sustain a minimum of 100K program/erase cycles on each Sector.



CONNECTION DIAGRAMS







TABLE 1. PIN DESCRIPTION

Pin Name	Function
A0-A18	Addresses
DQ0-DQ7	8 Data Inputs/Outputs
WE#	Write Enable
CE#	Chip Enable
OE#	Output Enable
Vcc	Supply Voltage
Vss	Ground

FIGURE 1. LOGIC DIAGRAM



Tel: 408-235-8680

Fax: 408-235-8685



TABLE 2. UNIFORM BLOCK SECTOR ARCHITECTURE

Sector	ADDRESS RANGE	SECTOR SIZE (KBytes)	A18	A17	A16
7	70000h –7FFFFh	64	1	1	1
6	60000h – 6FFFFh	64	1	1	0
5	50000h – 5FFFFh	64	1	0	1
4	40000h – 4FFFFh	64	1	0	0
3	30000h – 3FFFFh	64	0	1	1
2	20000h – 2FFFFh	64	0	1	0
1	10000h – 1FFFFh	64	0	0	1
0	00000h – 0FFFFh	64	0	0	0

PRODUCT SELECTOR GUIDE

Product Number		EN29LV040J			
Speed Option	Regulated Voltage Range: Vcc=3.0-3.6 V	-70R	-		
Speed Option	Full Voltage Range: Vcc=2.7 – 3.6 V	-	-90		
Max Access Time, no	s (t _{acc})	70	90		
Max CE# Access, ns	(t _{ce})	70	90		
Max OE# Access, ns	(t _{oe})	30	35		



BLOCK DIAGRAM






TABLE 3. OPERATING MODES

4M FLASH USER MODE TABLE

Operation	CE#	OE#	WE#	A0-A17	DQ0-DQ7
Operation	CE#	OE#	VV C#	AU-AT7	DQ0-DQ1
Read	L	L	Н	A_{IN}	D _{OUT}
Write	L	Ι	L	A _{IN}	D _{IN}
CMOS Standby	$V_{cc} \pm 0.3V$	Χ	Χ	X	High-Z
TTL Standby	Н	Χ	Х	X	High-Z
Output Disable	L	Н	Н	X	High-Z
Reset	X	Χ	Χ	X	High-Z
Temporary					
Sector Unprotect	X	Χ	Χ	A _{IN}	D _{IN}

Notes:

L=logic low= V_{IL} , H=Logic High= V_{IH} , V_{ID} =12 \pm 0.5V, X=Don't Care (either L or H, but not floating!), D_{IN} =Data In, D_{OUT} =Data Out, A_{IN} =Address In

TABLE 4. DEVICE IDENTIFICTION (Autoselect Codes)

4M FLASH MANUFACTURER/DEVICE ID TABLE

Description	CE/	OE/	WE/	A18 to A16	A15 to A10	A9 ¹	A8	A7	A6	A5 to A2	A1	A0	DQ7 to DQ0
Manufacturer ID: Eon	L	L	Н	X	Х	V _{ID}	L	Х	Г	X	L	٦	04h
Device ID	L	L	Н	X	Х	V _{ID}	Х	Х	L	Х	L	Н	4Fh
Sector Protection Verification	L	L	Н	SA	х	V _{ID}	X	Х	L	Х	Н	L	01h (Protected) 00h (Unprotected)

Note:

1. A9 = VID is for HV A9 Autoselect mode only. A9 must be ≤ Vcc (CMOS logic level) for Command Autoselect Mode.

Tel: 408-235-8680 Fax: 408-235-8685



USER MODE DEFINITIONS

Standby Mode

The EN29LV040J has a CMOS-compatible standby mode, which reduces the current to < 1μ A (typical). It is placed in CMOS-compatible standby when the \overline{CE} pin is at $V_{CC} \pm 0.3$. The device also has a TTL-compatible standby mode, which reduces the maximum V_{CC} current to < 1mA. It is placed in TTL-compatible standby when the \overline{CE} pin is at V_{IH} . When in standby modes, the outputs are in a high-impedance state independent of the \overline{OE} input.

Read Mode

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the Erase Suspend mode. The system can read array data using the standard read timings, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See "Erase Suspend/Erase Resume Commands" for more additional information.

The system must issue the reset command to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See the "Reset Command" additional details.

Output Disable Mode

When the \overline{CE} or \overline{OE} pin is at a logic high level (V_{IH}), the output from the EN29LV040J is disabled. The output pins are placed in a high impedance state.

Auto Select Identification Mode

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} (12 V) on address pin A9. Address pins A8, A6, A1, and A0 must be as shown in Autoselect Codes table. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits. Refer to the corresponding Sector Address Tables. The Command Definitions table shows the remaining address bits that are don't-care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system; the host system can issue the autoselect command via the command register, as shown in the Command Definitions table. This method does not require V_{ID} . See "Command Definitions" for details on using the autoselect mode.

Write Mode

Write operations, including programming data and erasing sectors of memory, require the host system to write a command or command sequence to the device. Write cycles are initiated by placing the byte or word address on the device's address inputs while the data to be written is input on DQ[7:0]. The host system must drive the CE# and WE# pins Low and the OE# pin High for a valid write operation to take place. All addresses are latched on the falling edge of WE# and CE#,



whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. The system is not required to provide further controls or timings. The device automatically provides internally generated program / erase pulses and verifies the programmed /erased cells' margin. The host system can detect completion of a program or erase operation by reading the DQ[7] (Data# Polling) and DQ[6] (Toggle) status bits.

The 'Command Definitions' section of this document provides details on the specific device commands implemented in the EN29LV040J.

Sector Protection/Unprotection

The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors.

Sector protection/unprotection is intended only for programming equipment. This method requires V_{ID} be applied to both OE# and A9 pin and non-standard microprocessor timings are used. This method is described in a separate document called EN29LV040J Supplement, which can be obtained by contacting a representative of Eon Silicon Devices, Inc.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for tacc + 30ns. The automatic sleep mode is independent of the CE#, WE# and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output is latched and always available to the system. ICC4 in the DC Characteristics table represents the automatic sleep more current specification.



Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes as seen in the Command Definitions table. Additionally, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by false system level signals during Vcc power up and power down transitions, or from system noise.

Low V_{CC} Write Inhibit

When Vcc is less than V_{LKO} , the device does not accept any write cycles. This protects data during Vcc power up and power down. The command register and all internal program/erase circuits are disabled, and the device resets. Subsequent writes are ignored until Vcc is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when Vcc is greater than V_{LKO} .

Write Pulse "Glitch" protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} or \overline{WE} do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $\overline{OE} = VIL$, $\overline{CE} = VIH$, or $\overline{WE} = VIH$. To initiate a write cycle, \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one. If \overline{CE} , \overline{WE} , and \overline{OE} are all logical zero (not recommended usage), it will be considered a read.

Power-up Write Inhibit

During power-up, the device automatically resets to READ mode and locks out write cycles. Even with $\overline{CE} = V_{IL}$, $\overline{WE} = V_{IL}$ and $\overline{OE} = V_{IH}$, the device will not accept commands on the rising edge of \overline{WE} .



COMMAND DEFINITIONS

The operations of the EN29LV040J are selected by one or more commands written into the command register to perform Read/Reset Memory, Read ID, Read Sector Protection, Program, Sector Erase, Chip Erase, Erase Suspend and Erase Resume. Commands are made up of data sequences written at specific addresses via the command register. The sequences for the specified operation are defined in the Command Definitions table (Table 5). Incorrect addresses, incorrect data values or improper sequences will reset the device to Read Mode.

Table 5. EN29LV040J Command Definitions

		Cycles						Bus (Cycles					
	Command Sequence			st Cycle	_	2 nd Write Cycle		3 rd Write Cycle		4 th Write Cycle		cycle	_	th Cycle
			Add	Data	Add	Data	Add	Data	Add	Data	Add	Data	Add	Data
R	Read		RA	RD										
R	eset	1	Xxx	F0										
	Manufacturer ID	4	AAA	AA	555	55	AAA	90	X00	04				
Autoselect	Device ID	4	AAA	AA	555	55	AAA	90	X01	4F				
	Sector Protect Verify	4	AAA	AA	555	55	AAA	90	(SA) X02	00/ 01				
Pi	ogram	4	AAA	AA	555	55	AAA	A0	PA	PD				
U	nlock Bypass	3	AAA	AA	555	55	AAA	20						
	nlock Bypass Program	2	XXX	A0	PA	PD								
U	nlock Bypass Reset	2	XXX	90	XXX	00								
С	nip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10
Se	ector Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA	30
	ase Suspend	1	XXX	B0										
E	ase Resume	1	XXX	30										

Address and Data values indicated in hex

Reading Array Data

The device is automatically set to reading array data after power up. No commands are required to retrieve data. The device is also ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

Following an Erase Suspend command, Erase Suspend mode is entered. The system can read array data using the standard read timings, with the only difference in that if it reads at an address within erase suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception.

RA = Read Address: address of the memory location to be read. This is a read cycle.

RD = Read Data: data read from location RA during Read operation. This is a read cycle.

PA = Program Address: address of the memory location to be programmed. X = Don't-Care

PD = Program Data: data to be programmed at location PA

SA = Sector Address: address of the Sector to be erased or verified. Address bits A18-A12 uniquely select any Sector.



The Reset command must be issued to re-enable the device for reading array data if DQ5 goes high, or while in the autoselect mode. See next section for details on Reset.

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and devices codes, and determine whether or not a sector is protected. The Command Definitions table shows the address and data requirements. This is an alternative to the method that requires V_{ID} on address bit A9 and is intended for PROM programmers.

Two unlock cycles followed by the autoselect command initiate the autoselect command sequence. Autoselect mode is then entered and the system may read at addresses shown in Table 4 any number of times, without needing another command sequence.

The system must write the reset command to exit the autoselect mode and return to reading array data.

Programming Command

Programming the EN29LV040J is performed by using a four bus-cycle operation (two unlock write cycles followed by the Program Setup command and Program Data Write cycle). When the program command is executed, no additional CPU controls or timings are necessary. An internal timer terminates the program operation automatically. Address is latched on the falling edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever is last; data is latched on the rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever is first.

Programming status may be checked by sampling data on DQ7 (DATA polling) or on DQ6 (toggle bit).). When the program operation is successfully completed, the device returns to read mode and the user can read the data programmed to the device at that address. Note that data can not be programmed from a 0 to a 1. Only an erase operation can change a data from 0 to 1. When programming time limit is exceeded, DQ5 will produce a logical "1" and a Reset command can return the device to Read mode.

Unlock Bypass

To speed up programming operation, the Unlock Bypass Command may be used. Once this feature is activated, the shorter two cycle Unlock Bypass Program command can be used instead of the normal four cycle Program Command to program the device. This mode is exited after issuing the Unlock Bypass Reset Command. The device powers up with this feature disabled.

Chip Erase Command

Chip erase is a six-bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. The Command Definitions table shows the address and data requirements for the chip erase command sequence.

Any commands written to the chip during the Embedded Chip Erase algorithm are ignored.

The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. See "Write Operation Status" for information on these status bits. When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched.

Flowchart 4 illustrates the algorithm for the erase operation. See the Erase/Program Operations tables in "AC Characteristics" for parameters, and to the Chip/Sector Erase Operation Timings for timing waveforms.



Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two un-lock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the address of the sector to be erased, and the sector erase command. The Command Definitions table shows the address and data requirements for the sector erase command sequence.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. Refer to "Write Operation Status" for information on these status bits. Flowchart 4 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the "AC Characteristics" section for parameters, and to the Sector Erase Operations Timing diagram for timing waveforms.

Erase Suspend / Resume Command

The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm. Addresses are don't-cares when writing the Erase Suspend command.

When the Erase Suspend command is written during a sector erase operation, the device requires a maximum of 20 µs to suspend the erase operation.

After the erase operation has been suspended, the system can read array data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read and write timings and command definitions apply. Reading at any address within erasesuspended sectors produces status data on DQ7-DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. See "Write Operation Status" for information on these status bits.

After an erase-suspended program operation is complete, the system can once again read array data within non-suspended sectors. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information. The Autoselect command is not supported during Erase Suspend Mode.

The system must write the Erase Resume command (address bits are don't-care) to exit the erase suspend mode and continue the sector erase operation. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the device has resumed erasing.

WRITE OPERATION STATUS

Tel: 408-235-8680

Fax: 408-235-8685



DQ7: DATA Polling

The EN29LV040J provides DATA Polling on DQ7 to indicate to the host system the status of the embedded operations. The $\overline{\text{DATA}}$ Polling feature is active during the Byte Programming, Sector Erase, Chip Erase, Erase Suspend. (See Table 6)

When the Byte Programming is in progress, an attempt to read the device will produce the complement of the data last written to DQ7. Upon the completion of the Byte Programming, an attempt to read the device will produce the true data last written to DQ7. For the Byte Programming, DATA polling is valid after the rising edge of the fourth WE or CE pulse in the four-cycle sequence.

When the embedded Erase is in progress, an attempt to read the device will produce a "0" at the DQ7 output. Upon the completion of the embedded Erase, the device will produce the "1" at the DQ7 output during the read. For Chip Erase, the $\overline{\text{DATA}}$ polling is valid after the rising edge of the sixth $\overline{\text{WE}}$ or $\overline{\text{CE}}$ pulse in the six-cycle sequence. For Sector Erase, $\overline{\text{DATA}}$ polling is valid after the last rising edge of the sector erase $\overline{\text{WE}}$ or $\overline{\text{CE}}$ pulse.

DATA Polling must be performed at any address within a sector that is being programmed or erased and not a protected sector. Otherwise, DATA polling may give an inaccurate result if the address used is in a protected sector.

Just prior to the completion of the embedded operations, DQ7 may change asynchronously when the output enable (\overline{OE}) is low. This means that the device is driving status information on DQ7 at one instant of time and valid data at the next instant of time. Depending on when the system samples the DQ7 output, it may read the status of valid data. Even if the device has completed the embedded operations and DQ7 has a valid data, the data output on DQ0-DQ6 may be still invalid. The valid data on DQ0-DQ7 will be read on the subsequent read attempts.

The flowchart for DATA Polling (DQ7) is shown on Flowchart 5. The DATA Polling (DQ7) timing diagram is shown in Figure 8.

DQ6: Toggle Bit I

The EN29LV040J provides a "Toggle Bit" on DQ6 to indicate to the host system the status of the embedded programming and erase operations. (See Table 6)

During an embedded Program or Erase operation, successive attempts to read data from the device at any address (by toggling $\overline{\text{OE}}$ or $\overline{\text{CE}}$) will result in DQ6 toggling between "zero" and "one". Once the embedded Program or Erase operation is complete, DQ6 will stop toggling and valid data will be read on the next successive attempts. During Byte Programming, the Toggle Bit is valid after the rising edge of the fourth $\overline{\text{WE}}$ pulse in the four-cycle sequence. For Chip Erase, the Toggle Bit is valid after the last rising edge of the Sector Erase $\overline{\text{WE}}$ pulse.

In Byte Programming, if the sector being written to is protected, DQ6 will toggles for about 2 μ s, then stop toggling without the data in the sector having changed. In Sector Erase or Chip Erase, if all selected blocks are protected, DQ6 will toggle for about 100 μ s. The chip will then return to the read mode without changing data in all protected blocks.

Toggling either \overline{CE} or \overline{OE} will cause DQ6 to toggle.

The flowchart for the Toggle Bit (DQ6) is shown in Flowchart 6. The Toggle Bit timing diagram is shown in Figure 9.



DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1." This is a failure condition that indicates the program or erase cycle was not successfully completed. Since it is possible that DQ5 can become a 1 when the device has successfully completed its operation and has returned to read mode, the user must check again to see if the DQ6 is toggling after detecting a "1" on DQ5.

The DQ5 failure condition may appear if the system tries to program a "1" to a location that is previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the operation has exceeded the timing limits, DQ5 produces a "1." Under both these conditions, the system must issue the reset command to return the device to reading array data.

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the output on DQ3 can be used to determine whether or not an erase operation has begun. (The sector erase timer does not apply to the chip erase command.) When sector erase starts, DQ3 switches from "0" to "1." This device does not support multiple sector erase command sequences so it is not very meaningful since it immediately shows as a "1" after the first 30h command. Future devices may support this feature.

DQ2: Erase Toggle Bit II

The "Toggle Bit" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence. DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 5 to compare outputs for DQ2 and DQ6.

Flowchart 6 shows the toggle bit algorithm, and the section "DQ2: Toggle Bit" explains the algorithm. See also the "DQ6: Toggle Bit I" subsection. Refer to the Toggle Bit Timings figure for the toggle bit timing diagram. The DQ2 vs. DQ6 figure shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Flowchart 6 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, a system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to



perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Flowchart 6).

Write Operation Status

	Operation	DQ7	DQ6	DQ5	DQ3	DQ2
Standard Mode	Embedded Program Algorithm	DQ7#	Toggle	0	N/A	No toggle
	Embedded Erase Algorithm	0	Toggle	0	1	Toggle
Erase	Reading within Erase Suspended Sector	1	No Toggle	0	N/A	Toggle
Suspend Mode	Reading within Non-Erase Suspended Sector	Data	Data	Data	Data	Data
Widdo	Erase-Suspend Program	DQ7#	Toggle	0	N/A	N/A



Table 6. Status Register Bits

DQ	Name	Logic Level	Definition
		'1'	Erase Complete or erase Sector in Erase suspend
	\overline{DATA}	'0'	Erase On-Going
7	DATA POLLING	DQ7	Program Complete or data of non-erase Sector during Erase Suspend
		DQ7	Program On-Going
		'-1-0-1-0-1-0-1-'	Erase or Program On-going
_	TOGGLE	DQ6	Read during Erase Suspend
6	BIT	'-1-1-1-1-1-1-'	Erase Complete
5	ERROR BIT	'1'	Program or Erase Error
3	LIXIXOIX DIT	'0'	Program or Erase On-going
	ERASE	'1'	Erase operation start
3	TIME BIT	'0'	Erase timeout period on-going
2	TOGGLE BIT	'-1-0-1-0-1-'	Chip Erase, Erase or Erase suspend on currently addressed Sector. (When DQ5=1, Erase Error due to currently addressed Sector. Program during Erase Suspend ongoing at current address
		DQ2	Erase Suspend read on non Erase Suspend Sector

Notes:

DQ7 DATA Polling: indicates the P/E C status check during Program or Erase, and on completion before checking bits DQ5 for Program or Erase Success.

DQ6 Toggle Bit: remains at constant level when P/E operations are complete or erase suspend is acknowledged. Successive reads output complementary data on DQ6 while programming or Erase operation are on-going.

DQ5 Error Bit: set to "1" if failure in programming or erase


DQ3 Sector Erase Command Timeout Bit: Operation has started. Only possible command is Erase suspend (ES).

DQ2 Toggle Bit: indicates the Erase status and allows identification of the erased Sector.




EMBEDDED ALGORITHMS

Flowchart 1. Embedded Program




Flowchart 2. Embedded Program Command Sequence






Flowchart 3. Embedded Erase






Flowchart 4. Embedded Erase Command Sequence






Flowchart 5. DATA Polling **Algorithm**



Notes:

(1) This second read is necessary in case the first read was done at the exact instant when the status data was in transition.

Flowchart 6. Toggle Bit Algorithm



Notes:

(1) This second set of reads is necessary in case the first set of reads was done at the exact instant when the status data was in transition.



Table 7. DC Characteristics

 $(T_a = 0^{\circ}C \text{ to } 70^{\circ}C \text{ or } - 40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7-3.6V)$

CMOS Compatible


Parameter	Description	Test Condition	ŝ	Min	Тур	Max	Unit
ILI	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC \text{ max}}$			±1.0	μА	
I _{LIT}	A9 Input Load Current	V _{CC} = V _{CC max} ; A9 = 12.			35	μА	
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC max}$			±1.0	μА	
	V _{CC} Active Read Current	CE# = V _{IL} , OE# = V _{IH} 5 MHz 1 MHz			7	12	
I _{CC1}	(Notes 1, 2)				2	4	mA
I _{CC2}	V _{CC} Active Write Current (Notes 2, 3, 4)	CE# = V _{IL,} OE# = V _{IH}		15	30	mA	
I _{CC3}	V _{CC} Standby Current (Note 2)	CE# = V _{CC} ± 0.3 V		0.2	5	μΑ	
I _{CC4}	V _{CC} Reset Current (Note 2)				0.2	5	μА
I _{CC5}	Automatic Sleep Mode (Notes 2, 5)	$V_{IH} = V_{CC} \pm 0.3 \text{ V};$ $V_{IL} = V_{SS} \pm 0.3 \text{ V}$			0.2	5	μА
V _{IL}	Input Low Voltage			-0.5		0.8	V
V _{IH}	Input High Voltage			0.7 x V _{CC}		V _{CC} + 0.3	V
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	V _{CC} = 3.3 V		11.5		12.5	٧
V _{OL}	Output Low Voltage	$I_{\rm OL}$ = 4.0 mA, $V_{\rm CC}$ = $V_{\rm CC}$	Cmin			0.45	V
V _{OH1}	Output High Vallage	I _{OH} = -2.0 mA, V _{CC} = V ₀	CC min	0.85 V _{CC}			V
V _{OH2}	Output High Voltage	I _{OH} = -100 μA, V _{CC} = V _C	V _{CC} -0.4				
V _{LKO}	Low V _{CC} Lock-Out Voltage (Note 4)			2.3		2.5	>

Notes:

- The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH}. Typical V_{CC} is 3.0 V.
- Maximum I_{CC} current specifications are tested with V_{CC}=V_{CC}max.
- I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 4. Not 100% tested.
- Automatic sleep mode enables the low power mode when addresses remain stable for t_{ACC} + 30 ns.



Test Conditions



Test Specifications

Test Conditions	-70R	-90	Unit
Output Load	1 TTL (Gate	
Output Load Capacitance, C _L	30	100	pF
Input Rise and Fall times	5	5	ns
Input Pulse Levels	0.0-3.0	0.0-3.0	V
Input timing measurement reference levels	1.5	1.5	V
Output timing measurement reference levels	1.5	1.5	V



Table 8. AC CHARACTERISTICS

Read-only Operations Characteristics

	ameter nbols		Test		Speed Options		
JEDEC	Standard	Description	Setup		-70R	-90	Unit
t _{AVAV}	t _{RC}	Read Cycle Time		Min	70	90	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	$\overline{\frac{CE}{OE}} = V_{IL}$	Max	70	90	ns
t _{ELQV}	t _{CE}	Chip Enable To Output Delay	OE = VIL	Max	70	90	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay		Max	30	35	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output High Z		Max	25	30	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High Z		Max	25	30	ns
t _{AXQX}	t _{OH}	Output Hold Time from Addresses, CE or OE, whichever occurs first		Min	0	0	ns

Notes:

For - R $Vcc = 3.0V \sim 3.6V$

Output Load : 1 TTL gate and 30pF Input Rise and Fall Times: 5ns Input Rise Levels: 0.0 V to Vcc

Timing Measurement Reference Level, Input and Output: 1.5 V

For all others: $Vcc = 2.7V \sim 3.6V$

Output Load: 1 TTL gate and 100 pF Input Rise and Fall Times: 5 ns Input Pulse Levels: 0.0 V to Vcc

Timing Measurement Reference Level, Input and Output: 1.5 V




Figure 5. AC Waveforms for READ Operations



Table 9. AC CHARACTERISTICS

Write (Erase/Program) Operations

	meter nbols				Speed C	ptions		
JEDEC	Standard	Descr	iption		-70R	-90	Unit	
t _{AVAV}	t _{WC}	Write Cy	cle Time	Min	70	90	ns	
t _{AVWL}	t _{AS}	Address S	etup Time	Min	0	0	ns	
t_{WLAX}	t _{AH}	Address I	Hold Time	Min	45	45	ns	
t _{DVWH}	t _{DS}	Data Set	tup Time	Min	35	45	ns	
t _{WHDX}	t _{DH}	Data Ho	old Time	Min	0	0	ns	
	t _{OES}	Output Enabl	Output Enable Setup Time		0	0	ns	
		Output Facilie	Read	MIn	0	0	ns	
	t _{OEH}	OEH	Output Enable Hold Time	Toggle and DATA Polling	Min	10	10	ns
t _{GHWL}	t _{GHWL}	Read Recovery Time before Write (OE High to WE Low)		Min	0	0	ns	
t_{ELWL}	t _{CS}	CE Set	tupTime	Min	0	0	ns	
t _{WHEH}	t _{CH}	CE Ho	ld Time	Min	0	0	ns	
t _{WLWH}	t _{WP}	Write Pul	se Width	Min	35	45	ns	
t _{WHDL}	t _{WPH}	Write Pulse	Width High	Min	30	30	ns	
t _{WHWH1}	t _{WHWH1}	Programmin (Word AND	g Operation Byte Mode)	Тур	9	9	μs	
				Max	300	300	μs	
t _{WHWH2}	t _{WHWH2}	Sector Eras	e Operation	Тур	0.7	0.7	S	
	t _{VCS}	Vcc Set	up Time	Min	50	50	μs	
	t _{VIDR}	Rise Tim	ne to V _{ID}	Min	500	500	ns	



Table 10. AC CHARACTERISTICS Write (Erase/Program) Operations

Alternate \overline{CE} Controlled Writes

Parameter Symbols					Speed Options		
JEDEC	Standard	Description			-70R	-90	Unit
t _{AVAV}	t _{WC}	Write Cycle Tim	пе	Min	70	90	ns
t _{AVEL}	t _{AS}	Address Setup	Time	Min	0	0	ns
t _{ELAX}	t _{AH}	Address Hold T	ime	Min	45	45	ns
t _{DVEH}	t _{DS}	Data Setup Tim	е	Min	35	45	ns
t _{EHDX}	t _{DH}	Data Hold Time		Min	0	0	ns
	t _{OES}	Output Enable Setup Time		Min	0	0	ns
	t _{OEH}	Output Enable	Read	0	0	0	ns
		Hold Time	Toggle and Data Polling	10	10	10	ns
t _{GHEL}	t _{GHEL}	Read Recovery Write (OE High		Min	0	0	ns
t _{WLEL}	t _{WS}	WE SetupTime		Min	0	0	ns
t _{EHWH}	t _{WH}	WE Hold Time		Min	0	0	ns
t _{ELEH}	t _{CP}	Write Pulse Wid	dth	Min	35	45	ns
t _{EHEL}	t _{CPH}	Write Pulse Wid	dth High	Min	30	30	ns
t _{WHWH1}	t _{WHWH1}	Programming C	•	Тур	9	9	μs
				Max	300	300	μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation		Тур	0.7	0.7	S
	t _{VCS}	Vcc Setup Time)	Min	50	50	μs
	t _{VIDR}	Rise Time to V _I	D	Min	500	500	ns

Tel: 408-235-8680

Fax: 408-235-8685



Table 11. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Comments	
Parameter	Тур	p Max Unit		Comments	
Sector Erase Time	0.7	15	sec	Excludes 00H programming prior	
Chip Erase Time	11		sec	to erasure	
Programming Time	9	300	μs	Evaludes system level everbeed	
Chip Programming Time	4.5	13.5	sec	Excludes system level overhead	
Erase/Program Endurance	100K		cycles	Minimum 100K cycles (preliminary)	

Table 12. LATCH UP CHARACTERISTICS

Parameter Description	Min	Max
Input voltage with respect to V_{ss} on all pins except I/O pins (including A9 and \overline{OE})	-1.0 V	12.5 V
Input voltage with respect to V _{ss} on all I/O Pins	-1.0 V	Vcc + 1.0 V
Vcc Current	-100 mA	100 mA

Note : These are latch up characteristics and the device should never be put under these conditions. Refer to Absolute Maximum ratings for the actual operating limits.

Table 13. DATA RETENTION

Parameter Description	Test Conditions	Min	Unit
	150°C	10	Years
Minimum Pattern Data Retention Time	125°C	20	Years



Table 14. TSOP PIN CAPACITANCE @ 25°C, 1.0MHz

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C_{IN}	Input Capacitance	V _{IN} = 0	6	7.5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8.5	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	7.5	9	pF


Table 15. 32-PIN PLCC PIN CAPACITANCE @ 25°C, 1.0MHz

Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	12	pF

AC CHARACTERISTICS




Figure 6. AC Waveforms for Chip/Sector Erase Operations Timings



Note: SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").

Figure 7. Program Operation Timings




Note: PA = program address, PD = program data, Dout is the true data at the program address.




Figure 8. AC Waveforms for /DATA Polling During Embedded Algorithm **Operations**

Notes:



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.


Figure 9. AC Waveforms for Toggle Bit During Embedded Algorithm **Operations**



Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.




Figure 10. Alternate CE# Controlled Write Operation Timings



Notes:

- PA = Program Address, PD = Program Data, DQ7# = complement of the data written to the device, D_{OUT} is the data written to the device.
- 2. Figure indicates the last two bus cycles of the command sequence.

Figure 11. DQ2 vs. DQ6





ABSOLUTE MAXIMUM RATINGS

Par	ameter	Value	Unit
Storage	Temperature	-65 to +125	°C
Plastic	Packages	-65 to +125	°C
	Temperature n Power Applied	-55 to +125	°C
Output Short	: Circuit Current ¹	200	mA
	A9 and OE# ²	-0.5 to +12.5	V
Voltage with Respect to Ground	All other pins ³	-0.5 to Vcc+0.5	V
	Vcc	-0.5 to +4.0	V


Notes:

- 1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
- Minimum DC input voltage on A9 and OE# pins is -0.5V. During voltage transitions, A9 and OE# pins may undershoot V_{ss} to
 -1.0V for periods of up to 50ns and to -2.0V for periods of up to 20ns. See figure below. Maximum DC input voltage on A9
 and OE# is 11.5V which may overshoot to 12.5V for periods up to 20ns.
- 3. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V_{ss} to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V_{cc} + 0.5 V. During voltage transitions, outputs may overshoot to V_{cc} + 1.5 V for periods up to 20ns. See figure below.
- Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.


RECOMMENDED OPERATING RANGES¹

Parameter	Value	Unit	
Ambient Operating Temperature Commercial Devices Industrial Devices	0 to 70 -40 to 85	°C	
Operating Supply Voltage Vcc	Regulated Voltage Range: 3.0-3.6	V	
Voc	Standard Voltage Range: 2.7 to 3.6	V	

1. Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.




Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform



FIGURE 12.: 32L TSOP-I 8mm x 14mm




Note:

- 1. Complies with JEDEC publication 95 MO-142 BA dimensions, although some dimensions may be more stringent.
- 2. All linear dimensions are in millimeters (min/max).
- 3. Coplanarity: 0.1 (±.05) mm.
- 4. Maximum allowable mold flash is 0.15mm at the package ends, and 0.25mm between leads.

Rev 0.1 Release Date: 2002/05/24



ORDERING INFORMATION







Revisions List

0.1 (2002.05.23):Preliminary version

Rev 0.1 Release Date: 2002/05/24