

Features


- Part identification—
UT51C416(5V 1K Ref)
UT51L416(3.3V 1K Ref)
- Extended Data Out operation
- RAS# access time: 60, 70, 80
- CAS# - before – RAS# refresh capability
- RAS – only and Hidden refresh capability
- Early write or output enable controlled write
- Available in 24/26 pin 300mil SOJ packages
- Single +5V±10% power supply
--UT51C416
- Single +3.3V±10% power supply
--UT51L416
- TTL(5V)/LVTTTL(3.3V) compatible inputs and outputs
- 2K refresh cycles /32ms

Speed	-60	-70	-80
t _{RC}	105ns	125ns	145ns
t _{RAC}	60ns	70ns	80ns
t _{CAA}	30ns	35ns	35ns
t _{PC}	25ns	30ns	35ns
t _{CAC}	17ns	20ns	20ns
t _{CAS}	12ns	15ns	20ns

General Description


The UT51C416/UT51L416 is high speed 5 Volt/3.3Volt EDO DRAMs organized as 4M bit X 4 I/O and fabricated with the CMOS process. The UT51C416/UT51L416 offers a combination of unique features including: EDO Page Mode operation for higher bandwidth with Page Mode cycle time as short as 25ns. All inputs are TTL /LVTTTLcompatible. Input and output capacitance is significantly lowered to increase performance and minimize loading. These features make the UT51C416/UT51L416 suited for wide variety of high performance computer systems and peripheral applications.

Block Diagram



Pin Assignment

UT51C416/UT51L416
24/26-pin SOJ package



PIN DESCRIPTION

A0-A10	Address Inputs
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write enable
OE#	Output enable
DQ0-DQ3	Data Input, Data Output
Vdd	Power Supply
Vss	0V Supply
NC	No Connect

Electrical Characteristic

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit	Notes
Voltage on any pin relative to V _{SS}	V _T	-1.0 to +7V	V	
Supply voltage relative to V _{SS}	V _{DD}	-1.0 to +7V	V	
Short circuit output current	I _{out}	50	mA	
Power dissipation	P _T	1.0	W	
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +125	°C	

Notes: Permanent device damage may occur if absolute maximum ratings are exceed.

Recommended DC Operating Conditions (T_a = 0 to +70°C)

Parameter	Symbol	3.3V			5V			Notes
		Min	Max	Unit	Min	Max	Unit	
Supply voltage	V _{DD}	3.0	3.6	V	4.5	5.5	V	1
	V _{SS}	0	0	V	0	0	V	
Input high voltage	V _{IH}	2.1	V _{DD} +1V	V	2.4	V _{DD} +1V	V	1,2
Input low voltage	V _{IL}	-0.3	0.8	V	-0.3	0.8	V	1,3

Notes: 1. All Voltage referred to V_{SS}

Capacitance (T_A = 25°C, 5V device : 5V ± 10%, 3.3V device : 3.3V ± 0.3V, f=1MHz)

	Symbol	Typ	Max	Unit
Input capacitance(A0-A10)	C _{in1}	3	4	pF
Input Capacitance (RAS#, UCAS#, LCAS#, WE#, OE#)	C _{in2}	4	7	pF
Output capacitance(DQ0-DQ15)	C _{dq}	5	7	pF

DC Characteristics (Ta = 0 to 70°C, 5V device : VDD=5.0V ± 0.5V, Vss = 0 V)

DC Characteristics (Ta = 0 to 70°C, 3.3V device : VDD=3.3V ± 0.3V, Vss = 0 V)

Symbol	Parameter	Speed (t _{RAC})	UT51C416		UT51L416		unit	Test condition
			Min	Max	Min	Max		
IDD1	Operating current, Vdd supply	-60		90		80	mA	t _{RC} = t _{RC} (min.)
		-70		80		70		
		-80		70		70		
IDD2	Standby current (TTL input)			3		2	mA	RAS# = UCAS# = LCAS# = VIH
IDD3	RAS-only refresh current	-60		90		80	mA	t _{RC} = t _{RC} (min.)
		-70		80		70		
		-80		70		70		
IDD4	EDO page mode current	-60		180		160	mA	t _{PC} = t _{PC} (min.)
		-70		170		150		
		-80		160		150		
IDD5	CBR refresh current	-60		90			mA	t _{RC} = t _{RC} (min.)
		-70		80				
		-80		70				
IDD6	Standby current (CMOS input)			2		2	mA	RAS# ≥ VDD-0.2V CAS# ≥ VDD-0.2V All other inputs ≥ VSS
VDD	Power Supply		4.5	5.5	3.0	3.6	V	
ILI	Input Leakage Current		-10	10	-10	10	uA	VSS ≤ Vin ≤ Vdd
ILO	Output Leakage Current		-10	10	-10	10	uA	VSS ≤ VOUT ≤ Vdd RAS# = CAS# = VIH
VIL	Input Low Voltage		-0.3	0.8	-0.3	0.8	V	
VIH	Input High Voltage		2.4	Vdd+1	2.1	Vdd+1	V	
VOL	Output Low Voltage			0.4		0.4	V	I _{ol} = 2mA
VOH	Output High Voltage		2.4		2.2		V	I _{oh} = 2mA

Notes: IDD1, IDD3, IDD4, IDD5 are dependent on output loading and cycle rates. Specified values are obtained with the output open. IDD is specified as an average current. In IDD1, IDD3, and IDD5 address can be changed maximum once while RAS#=Vil. In IDD4, address can be changed maximum once within one EDO page cycle time, t_{PC}.

AC Characteristics (Ta = 0 to 70°C, Vdd = 5V ± 10%, Vss = 0 V)
 Test condition: VDD = 5.0V±10%, Vih/Vil=3V/0V, Voh/Vol=2.0/0.8)
 Test condition: VDD = 3.3V±0.3V, Vih/Vil=2.4V/0.4V, Voh/Vol=2.0/0.8)

	Symbol	Parameter	60		70		80		unit	
			Min.	Max	Min.	Max	Min.	Max		
1	t _{RAS}	RAS# Pulse Width	60	10K	70	10K	80	10K	ns	
2	t _{RC}	Read or Write Cycle Time	105		125		145		ns	
3	t _{RP}	RAS# Precharge Time	40		50		60		ns	
4	t _{CSH}	CAS# Hold Time	55		60		70		ns	
5	t _{CAS}	CAS# Pulse Width	12		15		20		ns	
6	t _{RCD}	RAS# to CAS# Delay	20	43	20	50	20	60	ns	
7	t _{RCS}	Read Command Setup Time	0		0		0		ns	*1
8	t _{ASR}	Row Address Setup Time	0		0		0		Ns	
9	t _{RAH}	Row Address hold Time	10		10		10		ns	
10	t _{ASC}	Column Address Setup Time	0		0		0		ns	
11	t _{CAH}	Column Address Hold Time	10		10		10		ns	
12	t _{RSH}	RAS# to CAS# Hold Time	17		20		20		ns	
13	t _{CRP}	CAS# to RAS# Precharge Time	5		5		5		ns	
14	t _{RCH}	Read Command Hold Time Reference CAS#	0		0		0		ns	*2
15	t _{RRH}	Read Command Hold Time Reference RAS#	0		0		0		ns	*2
16	t _{ROH}	RAS# Hold Time Referenced to OE#	10		15		15		ns	
17	t _{OAC}	Access Time from OE#		17		20		20	ns	*9
18	t _{CAC}	Access Time from CAS#		17		20		20	ns	*3,4,11
19	t _{RAC}	Access Time from RAS#		60		70		80	ns	*3,5,6
20	t _{CAA}	Access Time From Column Address		30		35		35	ns	*3,4,7
21	t _{LZ}	OE# or CAS# to Low-Z Output	0		0		0		ns	*13
22	t _{HZ}	OE# or CAS# to High-Z Output	0	10	0	15	0	15	ns	*13
23	t _{AR}	Column Address Hold Time from RAS#	45		50		60		ns	
24	t _{RAD}	RAS# to Column Address Delay Time	15	30	15	35	15	40	ns	*8
25	t _T	Transition Time	2	50	2	50	2	50	ns	*12
26	t _{CWL}	Write Command to CAS# Lead Time	10		15		20		ns	
27	t _{WCS}	Write Command Setup Time	0		0		0		ns	*9,10
28	t _{WCH}	Write Command Hold time	10		15		15		ns	

AC Characteristics (Ta = 0 to 70°C)

	Symbol	Parameter	60		70		80		unit	
			Min.	Max	Min.	Max	Min.	Max		
29	t _{WP}	Write Pulse Width	10		15		15		ns	
30	t _{WCR}	Write Command Hold Time from RAS#	45		50		60		ns	
31	t _{RWL}	Write Command to RAS# Lead Time	15		20		20		ns	
32	t _{DS}	Data in Setup Time	0		0		0		ns	*11
33	t _{DH}	Data in Hold Time	10		15		15		ns	*11
34	t _{WOH}	Write to OE# Hold time	10		15		15		ns	*11
35	t _{OED}	OE# to Data Delay Time	15		20		20		ns	*11
36	t _{RWC}	Read-Modify-Write Cycle Time	140		170		190		Ns	
37	t _{RRW}	Read-Modify-Write Cycle Time RAS# Pulse Width	95		115		135		ns	
38	t _{CWD}	CAS# to WE# Delay in Read-Modify-Write Cycle	35		40		40		ns	*9
39	t _{RWD}	RAS# to WE# Delay in Read-Modify-Write Cycle	80		95		105		ns	*9
40	t _{CRW}	CAS# pulse Width in RMW	65		75		85		ns	
41	t _{AWD}	Column Address to WE# Delay Time	60		65		70		ns	*9
42	t _{PC}	EDO Page Mode Read or Write Cycle Time	25		30		35		ns	
43	t _{CP}	CAS# Precharge Time	10		10		10		ns	
44	t _{CAR}	Column Address to RAS# Setup Time	30		35		35		ns	
45	t _{CPA}	Access Time from Column Precharge		35		40		40	ns	*4
46	t _{DHR}	Data in Hold Time Referenced to RAS#	45		50		60		ns	
47	t _{CSR}	CAS# Setup Time in CBR Refresh	5		10		10		ns	
48	t _{RPC}	RAS# to CAS# Precharge Time	5		5		5		ns	
49	t _{CHR}	CAS# Hold Time in CBR Refresh	10		10		10		ns	
50	t _{PCM}	EDO Page Mode Cycle Time in RMW	55		70		80		ns	
51	t _{COH}	Output Hold After CAS# Low	3		3		3		ns	
52	t _{OES}	OE# Low to CAS# High Setup Time	5		5		5		ns	
53	t _{OEH}	OE# Hold Time from WE# in RMW Cycle	12		12		12		ns	
54	t _{OEP}	OE# Pulse Width	10		10		10		ns	
55	t _{REF}	Refresh Interval (2K Cycles)		32		32		32	ms	*14

Notes:

1. TRCD (Max.) is specified for reference only. Operation within t_{raced} (Max.) limits insures that t_{race} (Max.) and T_{CP} (Max.) can be met. If t_{raced} is greater than the specified t_{raced} (Max.), the access time is controlled by T_{CP} and T_{eac} .
2. Either t_{r} or t_{roche} must be satisfied for Read Cycle to occur.
3. Measured with a load equivalent to one TTL input and 50pF.
4. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP} .
5. Assumes that $t_{\text{RAD}} \leq t_{\text{RAD}} (\text{Max.})$. If t_{RCD} is greater than $t_{\text{RCD}} (\text{Max.})$, t_{RAC} will increase by the amount that t_{RCD} exceeds $t_{\text{RCD}} (\text{Max.})$.
6. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}} (\text{Max.})$. If t_{RAD} is greater than $t_{\text{RAD}} (\text{Max.})$, t_{RAC} will increase by the amount that t_{RAD} exceeds $t_{\text{RAD}} (\text{Max.})$.
7. Assumes that $t_{\text{RAD}} \geq t_{\text{RAD}} (\text{Max.})$.
8. Operation within the $t_{\text{RAD}} (\text{Max.})$ limits ensures that t_{RA} can be met. $t_{\text{RAD}} (\text{Max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{\text{RAD}} (\text{Max.})$, the access time is controlled by t_{CAA} and t_{CAC} .
9. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
10. $t_{\text{WCS}} (\text{min.})$ must be satisfied in an Early Write Cycle.
11. t_{DS} and t_{DH} are referenced to the latter occurrence of CAS# or WE#.
12. t_{T} is measured between $V_{\text{IH}} (\text{min.})$ and $V_{\text{IL}} (\text{max.})$. AC-measurements assume $t_{\text{T}} = 3\text{Ns}$.
13. Assumes a tri-state test load (5pF and a 500Ohm Thevenin equivalent).
14. An initial pause of 200us is required after power-up followed by any 8 CBR or ROR cycles before device operation is achieved.


Truth Table

Function	RAS#	CAS#	WE#	OE#	ADDRESS	DQ0-3
Standby	H	H	X	X	X	High-Z
Read:Word	L	L	H	L	ROW/COL	DQ-OUT
Write: Word (Early-Write)	L	L	L	X	ROW/COL	DQ-IN
Read-Write	L	L	H→L	L→H	ROW/COL	DQ-OUT,DQ-IN
EDO Page-Mode Read	L	H→L	H	L	COL	DQ-OUT
EDO Page-Mode Write	L	H→L	L	X	COL	DQ-IN
EDO Page -Mode Read-Write	L	H→L	H→L	L→H	COL	DQ-OUT,DQ-IN
Hidden Refresh Read	L→H→L	L	H	L	ROW/COL	DQ-OUT
Ras#-Only Refresh	L	H	X	X	ROW	High-Z
CBR Refresh	H→L	L	X	X	X	High-Z

Timing Diagram


UTRON EDO Mode, X4 / X8 Device Timing Diagram

— Waveforms of Read Cycle




UTRON EDO Mode, X4/X8 Device Timing Diagram


— Waveforms of Early Write Cycle



UTRON EDO Mode, X4 / X8 Device Timing Diagram


— Waveforms of OE-Controlled Write Cycle






UTRON EDO Mode, X4 / X8 Device Timing Diagram

— EDO Page Mode Read Cycle




UTRON EDO Mode, X4 / X8 Device Timing Diagram

— EDO Page Mode Write Cycle




UTRON EDO Mode, X4 / X8 Device Timing Diagram

— EDO Page Mode Read-Write Cycle




UTRON EDO Mode, X4 / X8 Device Timing Diagram

— Waveforms of RAS-Only Refresh Cycle




Note: \overline{WE} , \overline{OE} = Don't care



UTRON EDO Mode, X4 / X8 Device Timing Diagram


— Waveforms of CAS-before-RAS
Refresh Counter Test Cycle





UTRON EDO Mode, X4 / X8 Device Timing Diagram

— Waveforms of CAS-before-RAS


Refresh Cycle



Note: WE, OE = A₀ - A₈ = Don't care


 Don't Care
 Undefined

UTRON EDO Mode, X4 / X8 Device Timing Diagram
— Waveforms of Hidden Refresh Cycle (Read)




UTRON EDO Mode, X4 / X8 Device Timing Diagram

— Waveforms of Hidden Refresh Cycle (Write)






UTRON EDO Mode, X4 / X8 Device Timing Diagram
— Waveforms of EDO-Page-Mode Read-Early-Write Cycle (Pseudo Read-Modify-Write)



Package Outline Dimension

24 /26 pin 300mil SOJ Package Outline Dimension



NOTE:

1. DIMENSION D&E DOES NOT INCLUDE FLASH.
2. LEAD COPLANARITY 4 MIL MAX.
3. SOLDER PLATED THICK 300~800 uM.

ORDERING INFORMATION

PART NO.	ACCESS TIME (ns)	PACKAGE
UT51C416JC-60	60	24/26 PIN SOJ
UT51C416JC-70	70	24/26 PIN SOJ
UT51C416JC-80	80	24/26 PIN SOJ
UT51L416JC-60	60	24/26 PIN SOJ
UT51L416JC-70	70	24/26 PIN SOJ
UT51L416JC-80	80	24/26 PIN SOJ

Copyright Notice

Disclaimer

The information contained herein has been carefully prepared by Utron to present as a guidance to the application of Utron's products. Utron has done its best to make this specification correct. However, Utron does not make any warrant, expressly or impliedly, to user free from defects or patent non-infringing of the technologies described in this specification whatever typographical errors, circuit errors, logic errors, design errors . . . etc. which may exist and unaware of by Utron. User shall bear the risk itself and Utron shall not assume any responsibility or liability of any kind of damages arising therefrom.

Copyright

The specification is copyrighted by Utron Technology Inc. and subject to any applicable trademark law protection. You are not allowed to reproduce, transmit, transcribe, store in any retrieval system, or translate into any other language, in any form, by any means such as the following but not limit to electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this specification without having a written permission from Utron Technology Inc.