



### Features

- Output voltage tolerance  $\leq \pm 2\%$
- Very low current consumption
- Low-drop voltage
- Watchdog
- Settable reset threshold
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Suitable for use in automotive electronics
- Wide temperature range

Type	Ordering Code	Package
TLE 4268 GS	Q67006-A9229	P-DSO-8-3 (SMD)
TLE 4268 G	Q67006-A9146	P-DSO-20-17 (SMD)




### Functional Description

This device is a 5-V low-drop fixed-voltage regulator. The maximum input voltage is 45 V. It can deliver an output current of at least 180 mA. The IC is short-circuit proof and features temperature protection that disables the circuit in the event of impermissibly high temperatures. The watchdog function is disabled as a function of the load, so that a controller is not interrupted during sleep mode by a watchdog reset.

### Application Description


The IC regulates an input voltage  $V_I$  in the range  $5.5\text{ V} < V_I < 45\text{ V}$  to  $V_{Q,\text{nom}} = 5.0\text{ V}$ . In the event of an output voltage  $V_Q < V_{RT}$ , a reset signal is generated. The wiring of the reset switching threshold input enables the value of  $V_{RT}$  to be reduced. The reset delay time can be adjusted using an external capacitor. The integrated watchdog monitors the connected active controller. If there is no rising edge at the watchdog input, the reset output is set to low. The reset delay capacitor provides a wide adjustment range for the pulse repetition time. The watchdog function is only activated if the load exceeds 8 mA. This ensures that a microcontroller is not activated during power-down and the current drain is not increased. The IC is protected against overload and overtemperature.



**Figure 1** Pin Configuration (top view)

**Pin Definitions and Functions**

Pin	Symbol	Function
1	I	Input voltage
2	N. C.	Not connected
3	RO	Reset output
4	GND	Ground
5	D	Reset delay
6	RADJI	Reset switching threshold
7	W	Watchdog input
8	Q	5 V output voltage



**Figure 2 Pin Configuration (top view) (cont'd)**


**Pin Definitions and Functions**

Pin	Symbol	Function
1, 2, 8, 13, 19, 20	N. C.	Not connected.
3	RO	<b>Reset output</b> ; the open collector output is connected to the 5-V output via an integrated resistor of 30 kΩ.
4 ... 7, 14 ... 17	GND	<b>Ground</b>
9	D	<b>Reset delay</b> ; connect a capacitor to ground for delay time adjustment.
10	RADJ	<b>Reset switching threshold</b> ; for setting the switching threshold, output to ground with voltage divider. If this input is connected to ground, the reset is triggered at an output voltage of 4.5 V.
11	W	<b>Watchdog input</b> ; positive-edge-triggered input for monitoring a microcontroller.
12	Q	<b>5-V output voltage</b> ; block to ground with 22 μF capacitor, ESR < 3 Ω.
18	I	<b>Input voltage</b> ; block to ground directly on the IC with ceramic capacitor.

### Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturation of the power element. If the externally scaled down output voltage at the reset threshold input drops below 1.35 V, the external reset delay capacitor is discharged by the reset generator. If the voltage on the capacitor reaches the lower threshold  $V_{DRL}$ , a reset signal is generated on the reset output and not cancelled again until the upper threshold voltage is exceeded. If the reset threshold input is connected to GND, reset is triggered at an output voltage of 4.5 V. A connected microcontroller is monitored by the watchdog logic. If pulses are missing, the rest output is set to low. The pulse sequence time can be set within a wide range with the reset delay capacitor. The IC also incorporates internal circuits for protection against:

- Overload
- Overtemperature
- Reverse polarity



**Figure 3 Block Diagram TLE 4268 G**

**Absolute Maximum Ratings**

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		

**Input I**

Input voltage	$V_I$	- 30	45	V	Internally limited
Input current	$I_I$	-	-	-	

**Reset Output RO**

Voltage	$V_R$	- 0.3	7	V	Internally limited
Current	$I_R$	-	-	-	

**Reset Delay D**

Voltage	$V_D$	- 0.3	7	V	Internally limited
Current	$I_D$	-	-	-	

**Watchdog W**

Watchdog input	$V_W$	- 0.3	7	V	-
----------------	-------	-------	---	---	---

**Reset Switching Threshold RADJ**

Reset threshold	$V_{RADJ}$	- 0.3	7	V	-
-----------------	------------	-------	---	---	---

**Output Q**

Output voltage	$V_Q$	- 0.3	7	V	Internally limited
Output current	$I_Q$	-	-	-	

**Ground GND**

Current	$I_{GND}$	- 100	50	mA	-
---------	-----------	-------	----	----	---

**Temperatures**

Junction temperature	$T_j$	- 40	150	°C	-
Storage temperature	$T_s$	- 50	150	°C	

## Operating Range

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input voltage	$V_I$	–	45	V	–
Junction temperature	$T_j$	– 40	150	°C	–

## Thermal Resistance

Junction ambient (soldered)	$R_{thj-a}$	–	185	K/W	P-DSO-8-3 <sup>1)</sup>
	$R_{thj-a}$	–	100	K/W	P-DSO-20-17 <sup>1)</sup>
Junction pin	$R_{thj-pin}$	–	72	K/W	P-DSO-8-3 <sup>2)</sup>
	$R_{thj-pin}$	–	23	K/W	P-DSO-20-17 <sup>3)</sup>

- 1) Package mounted on PCB 80 × 80 × 1.5 mm<sup>3</sup>; 35μ Cu; 5μ Sn; Footprint only; zero airflow.  
 2) Measured to pin 2.  
 3) Measured to pin 5.

Optimum reliability and life time are guaranteed if the junction temperature does not exceed 125 °C in operating mode. Operation at up to the maximum junction temperature of 150 °C is possible in principle. Note, however, operation at the maximum permitted ratings could affect the reliability of the device.

**Characteristics**
 $V_I = 13.5 \text{ V}; -40 \text{ }^\circ\text{C} \leq T_j \leq 125 \text{ }^\circ\text{C}$  (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		
Output voltage	$V_Q$	4.90	5.00	5.10	V	$5 \text{ mA} \leq I_Q \leq 150 \text{ mA};$ $6 \text{ V} \leq V_I \leq 28 \text{ V}$
Output current limiting	$I_Q$	180	250	–	mA	–
Current consumption $I_q = I_I - I_Q$	$I_q$	–	300	450	$\mu\text{A}$	$I_Q = 0 \text{ mA}$
Current consumption $I_q = I_I - I_Q$	$I_q$	–	13	20	mA	$I_Q = 150 \text{ mA}$
Drop voltage	$V_{DR}$	–	0.25	0.50	V	$I_Q = 150 \text{ mA}^{1)}$
Load regulation	$\Delta V_{Q,Lo}$	–	10	30	mV	$I_Q = 5 \text{ to } 150 \text{ mA}$
Line regulation	$\Delta V_{Q,Li}$	–	10	30	mV	$V_I = 6 \text{ to } 28 \text{ V}$ $I_Q = 150 \text{ mA}$

<sup>1)</sup> Drop voltage =  $V_I - V_Q$  (measured when the output voltage has dropped 100 mV from the nominal value obtained at 13.5 V input)

**Characteristics (cont'd)**
 $V_I = 13.5 \text{ V}; -40 \text{ }^\circ\text{C} \leq T_j \leq 125 \text{ }^\circ\text{C}$  (unless otherwise specified)

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

**Reset Generator**


Reset threshold	$V_{Q,rt}$	4.2	4.5	4.8	V	–
Reset adjust threshold	$V_{RADJ}$	1.28	1.35	1.45	V	–
Reset low voltage	$V_{RO,l}$	–	0.2	0.5	V	1 mA extern
Saturation voltage	$V_D$	–	30	100	mV	$V_Q < V_{RT}$
Charging current	$I_{D,c}$	5	12	18	$\mu\text{A}$	$V_D = 1.0 \text{ V}$
Upper reset timing threshold	$V_{DU}$	1.4	1.8	2.2	V	–
Reset delay time	$t_{rd}$	10	15	25	ms	$C_D = 100 \text{ nF}$
Reset reaction time	$t_{rr}$	–	2	–	$\mu\text{s}$	$C_D = 100 \text{ nF}$
Pull-up	$R_{RO}$	18	30	46	$\text{k}\Omega$	with resp. to $V_Q$
Lower reset timing threshold	$V_{DRL}$	0.2	0.4	0.55	V	–

**Watchdog**

Discharge current	$I_{D,d}$	1.5	3.5	5.2	$\mu\text{A}$	$V_D = 1.0 \text{ V}$
Charging current	$I_{D,c}$	5	12	18	$\mu\text{A}$	$V_D = 1.0 \text{ V}$
Upper timing threshold	$V_{DU}$	1.4	1.8	2.2	V	–
Lower timing threshold	$V_{DWL}$	0.2	0.4	0.55	V	–
Watchdog periode	$T_{WP}$	30	55	75	ms	$C_D = 100 \text{ nF}$
Watchdog trigger time	$T_{WT}$	25	40	60	ms	$C_D = 100 \text{ nF}$
Activating current	$I_Q$	2	8	15	mA	Activates watchdog
Slew rate	$dV_W/dt$	5	–	–	V/ $\mu\text{s}$	from 20 % up to 80 % $V_Q$

Note: The reset output is low in range from  $V_Q = 1 \text{ V}$  to  $V_{Q,rt}$ .





**Figure 4 Test Circuit**

### Reset Timing

The power-on reset delay time is defined by the charging time of an external capacitor  $C_D$  which can be calculated as follows:

$$C_D = (\Delta t_{rd} \times I_{D,c}) / \Delta V$$

Definitions:  $C_D$  = delay capacitor

$\Delta t_{rd}$  = delay time


$I_{D,c}$  = charge current, typical 12  $\mu A$

$\Delta V = V_{DU}$ , typical 1.8 V


$V_{DU}$  = upper delay switching threshold at  $C_D$  for reset delay time

The reset reaction time  $t_{rr}$  is the time it takes the voltage regulator to set the reset out LOW after the output voltage has dropped below the reset threshold. It is typically 1  $\mu s$  for delay capacitor of 47 nF. For other values for  $C_D$  the reaction time can be estimated using the following equation:

$$t_{rr} \approx 20 \text{ s/F} \times C_D$$




**Figure 5 Timing (Watchdog Disabled)**




**Figure 6** Timing of the Watchdog Function


**Drop Voltage  $V_{DR}$  versus Output Current  $I_Q$**




**Current Consumption  $I_q$  versus Output Current  $I_Q$**




**Current Consumption  $I_q$  versus Input Voltage  $V_I$**




**Output Voltage versus Input Voltage  $V_I$**




**Charge Current  $I_{D,c}$  and Discharge Current  $I_{D,d}$  versus Temperature  $T_j$**



**Timing Threshold  $V_{DU}$ ,  $V_{DWL}$ ,  $V_{DRL}$  versus Temperature  $T_j$**



**Output Voltage  $V_Q$  versus Temperature  $T_j$**




**Output Current  $I_Q$  versus Input Voltage  $V_I$**



## Package Outlines

### P-DSO-8-3 (Plastic Dual Small Outline)



- 1) Does not include plastic or metal protrusion of 0.15 max. per side  
 2) Lead width can be 0.61 max. in dambar area

GPS05121

### Sorts of Packing


Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

Package Outlines (cont'd)

**P-DSO-20-17**  
(Plastic Dual Small Outline)



Index Marking

- 1) Does not include plastic or metal protrusions of 0.15 max per side
- 2) Does not include dambar protrusion of 0.05 max per side

**Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

**Edition 2001-07-18**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81541 München, Germany**

**© Infineon Technologies AG 2001.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.