

119- and 209-Pin BGA Commercial Temp Industrial Temp	2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs	300 MHz–200 MHz 1.8 V or 2.5 V V_{DD} 1.8 V or 2.5 V I/O
---	--	---

Features

- \overline{FT} pin for user-configurable flow through or pipeline operation
- Single/Dual Cycle Deselect selectable (x36 and x72)
- Dual Cycle Deselect only (x18)
- IEEE 1149.1 JTAG-compatible Boundary Scan
- ZQ mode pin for user-selectable high/low output drive
- 1.8 V or 2.5 V +10%/–5% core power supply
- 1.8 V or 2.5 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to \overline{SCD} x36/x72 Interleaved Pipeline mode
- Byte Write (\overline{BW}) and/or Global Write (\overline{GW}) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 119- and 209-bump BGA package

		-300	-275	-250	-225	-200	Unit
Pipeline 3-1-1-1	t_{KQ}	1.8	2.1	2.3	2.5	3.0	ns
	tCycle	3.3	3.6	4.0	4.4	5.0	ns
2.5 V	Curr (x18)	420	395	360	330	300	mA
	Curr (x36)	490	450	420	385	350	mA
	Curr (x72)	625	580	540	500	440	mA
1.8 V	Curr (x18)	420	395	360	330	295	mA
	Curr (x36)	485	445	415	375	345	mA
	Curr (x72)	615	565	525	480	430	mA
Flow Through 2-1-1-1	t_{KQ}	4.5	5.3	6.0	6.5	7.5	ns
	tCycle	6.0	6.5	7.0	7.5	8.5	ns
2.5 V	Curr (x18)	200	200	200	200	180	mA
	Curr (x36)	285	285	285	285	245	mA
	Curr (x72)	285	285	285	285	245	mA
1.8 V	Curr (x18)	200	200	200	200	180	mA
	Curr (x36)	225	225	225	225	195	mA
	Curr (x72)	275	275	275	275	240	mA

Functional Description

Applications

The GS832418/36/72A is a 37,748,736-bit high performance 2-die synchronous SRAM module with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enable ($\overline{E1}$), address burst control inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW, \overline{GW}) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable (G) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated

with either \overline{ADSP} or \overline{ADSC} inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by ADV. The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order (LBO) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the FT mode. Holding the FT mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding \overline{FT} high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register.

SCD and DCD Pipelined Reads

The GS832436A(B/C) and the GS832472A(C) are SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect) pipelined synchronous SRAMs. The GS832418A(B/C) is a DCD-only SRAM. DCD SRAMs pipeline disable commands to the same degree as read commands. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure the x36 or x72 versions of this SRAM for either mode of operation using the SCD mode input.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable (\overline{BW}) input combined with one or more individual byte write signals (Bx). In addition, Global Write (\overline{GW}) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

FLXDrive™

The ZQ pin allows selection between high drive strength (ZQ low) for multi-drop bus applications and normal drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages

The GS832418/36/72A operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V and 2.5 V compatible. Separate output power (V_{DDQ}) pins are used to decouple output noise from the internal circuits and are 3.3 V and 2.5 V compatible.

**GS832472AB Pad Out
209-Bump BGA—Top View**

	1	2	3	4	5	6	7	8	9	10	11	
A	DQG5	DQG1	A15	E2	ADSP	ADSC	ADV	E3	A17	DQB1	DQB5	A
B	DQG6	DQG2	BC	BG	NC	BW	A16	BB	BF	DQB2	DQB6	B
C	DQG7	DQG3	BH	BD	NC	E1	NC	BE	BA	DQB3	DQB7	C
D	DQG8	DQG4	VSS	NC	NC	G	GW	NC	VSS	DQB4	DQB8	D
E	DQPG9	DQPC9	VDDQ	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	DQPF9	DQPB9	E
F	DQC4	DQC8	VSS	VSS	VSS	ZQ	VSS	VSS	VSS	DQF8	DQF4	F
G	DQC3	DQC7	VDDQ	VDDQ	VDD	MCH	VDD	VDDQ	VDDQ	DQF7	DQF3	G
H	DQC2	DQC6	VSS	VSS	VSS	MCL	VSS	VSS	VSS	DQF6	DQF2	H
J	DQC1	DQC5	VDDQ	VDDQ	VDD	MCL	VDD	VDDQ	VDDQ	DQF5	DQF1	J
K	NC	NC	CK	NC	VSS	MCL	VSS	NC	NC	NC	NC	K
L	DQH1	DQH5	VDDQ	VDDQ	VDD	FT	VDD	VDDQ	VDDQ	DQA5	DQA1	L
M	DQH2	DQH6	VSS	VSS	VSS	MCL	VSS	VSS	VSS	DQA6	DQA2	M
N	DQH3	DQH7	VDDQ	VDDQ	VDD	SCD	VDD	VDDQ	VDDQ	DQA7	DQA3	N
P	DQH4	DQH8	VSS	VSS	VSS	ZZ	VSS	VSS	VSS	DQA8	DQA4	P
R	DQPD9	DQPH9	VDDQ	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	DQPA9	DQPE9	R
T	DQD8	DQD4	VSS	NC	NC	LBO	NC	NC	VSS	DQE4	DQE8	T
U	DQD7	DQD3	NC	A14	A13	A12	A11	A10	A18	DQE3	DQE7	U
V	DQD6	DQD2	A9	A8	A7	A1	A6	A5	A4	DQE2	DQE6	V
W	DQD5	DQD1	TMS	TDI	A3	A0	A2	TDO	TCK	DQE1	DQE5	W

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch

GS832436AC Pad Out
209-Bump BGA—Top View

	1	2	3	4	5	6	7	8	9	10	11	
A	NC	NC	A15	E2	ADSP	ADSC	ADV	E3	A17	DQB1	DQB5	A
B	NC	NC	BC	NC	A19	BW	A16	BB	NC	DQB2	DQB6	B
C	NC	NC	NC	BD	NC	E1	NC	NC	BA	DQB3	DQB7	C
D	NC	NC	VSS	NC	NC	G	GW	NC	VSS	DQB4	DQB8	D
E	NC	DQPc9	VDDQ	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	NC	DQPb9	E
F	DQC4	DQC8	VSS	VSS	VSS	ZQ	VSS	VSS	VSS	NC	NC	F
G	DQC3	DQC7	VDDQ	VDDQ	VDD	MCH	VDD	VDDQ	VDDQ	NC	NC	G
H	DQC2	DQC6	VSS	VSS	VSS	MCL	VSS	VSS	VSS	NC	NC	H
J	DQC1	DQC5	VDDQ	VDDQ	VDD	MCL	VDD	VDDQ	VDDQ	NC	NC	J
K	NC	NC	CK	NC	VSS	MCL	VSS	NC	NC	NC	NC	K
L	NC	NC	VDDQ	VDDQ	VDD	FT	VDD	VDDQ	VDDQ	DQA5	DQA1	L
M	NC	NC	VSS	VSS	VSS	MCL	VSS	VSS	VSS	DQA6	DQA2	M
N	NC	NC	VDDQ	VDDQ	VDD	SCD	VDD	VDDQ	VDDQ	DQA7	DQA3	N
P	NC	NC	VSS	VSS	VSS	ZZ	VSS	VSS	VSS	DQA8	DQA4	P
R	DQPd9	NC	VDDQ	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	DQPd9	NC	R
T	DQD8	DQD4	VSS	NC	NC	LBO	NC	NC	VSS	NC	NC	T
U	DQD7	DQD3	NC	A14	A13	A12	A11	A10	A18	NC	NC	U
V	DQD6	DQD2	A9	A8	A7	A1	A6	A5	A4	NC	NC	V
W	DQD5	DQD1	TMS	TDI	A3	A0	A2	TDO	TCK	NC	NC	W

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch

GS832418AC Pad Out
209-Bump BGA—Top View

	1	2	3	4	5	6	7	8	9	10	11	
A	NC	NC	A15	MCH	ADSP	ADSC	ADV	MCL	A17	NC	NC	A
B	NC	NC	BB	NC	A19	BW	A16	NC	NC	NC	NC	B
C	NC	NC	NC	NC	NC	E1	A20	NC	BA	NC	NC	C
D	NC	NC	VSS	NC	NC	G	GW	NC	VSS	NC	NC	D
E	NC	DQPB9	VDDQ	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	NC	NC	E
F	DQB4	DQB8	VSS	VSS	VSS	ZQ	VSS	VSS	VSS	NC	NC	F
G	DQB3	DQB7	VDDQ	VDDQ	VDD	MCH	VDD	VDDQ	VDDQ	NC	NC	G
H	DQB2	DQB6	VSS	VSS	VSS	MCL	VSS	VSS	VSS	NC	NC	H
J	DQB1	DQB5	VDDQ	VDDQ	VDD	MCL	VDD	VDDQ	VDDQ	NC	NC	J
K	NC	NC	CK	NC	VSS	MCL	VSS	NC	NC	NC	NC	K
L	NC	NC	VDDQ	VDDQ	VDD	FT	VDD	VDDQ	VDDQ	DQA5	DQA1	L
M	NC	NC	VSS	VSS	VSS	MCL	VSS	VSS	VSS	DQA6	DQA2	M
N	NC	NC	VDDQ	VDDQ	VDD	MCL	VDD	VDDQ	VDDQ	DQA7	DQA3	N
P	NC	NC	VSS	VSS	VSS	ZZ	VSS	VSS	VSS	DQA8	DQA4	P
R	NC	NC	VDDQ	VDDQ	VDD	VDD	VDD	VDDQ	VDDQ	DQPA9	NC	R
T	NC	NC	VSS	NC	NC	LBO	NC	NC	VSS	NC	NC	T
U	NC	NC	NC	A14	A13	A12	A11	A10	A18	NC	NC	U
V	NC	NC	A9	A8	A7	A1	A6	A5	A4	NC	NC	V
W	NC	NC	TMS	TDI	A3	A0	A2	TDO	TCK	NC	NC	W

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch

GS832418/36/72A 209-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
W6, V6	A ₀ , A ₁	I	Address field LSBs and Address Counter Preset Inputs.
W7, W5, V9, V8, V7, V5, V4, V3, U8, U7, U6, U5, U4, A3, B7, A9, U9	A _n	I	Address Inputs
B5	A ₁₉	I	Address Inputs (x36/x18 Versions)
C7	A ₂₀	I	Address Inputs (x18 Version)
L11, M11, N11, P11, L10, M10, N10, P10, R10 A10, B10, C10, D10, A11, B11, C11, D11, E11 J1, H1, G1, F1, J2, H2, G2, F2, E2 W2, V2, U2, T2, W1, V1, U1, T1, R1 W10, V10, U10, T10, W11, V11, U11, T11, R11 J11, H11, G11, F11, J10, H10, G10, F10, E10 A2, B2, C2, D2, A1, B1, C1, D1, E1 L1, M1, N1, P1, L2, M2, N2, P2, R2	DQA ₁ –DQA ₉ DQB ₁ –DQB ₉ DQC ₁ –DQC ₉ DQD ₁ –DQD ₉ DQE ₁ –DQE ₉ DQF ₁ –DQF ₉ DQG ₁ –DQG ₉ DQH ₁ –DQH ₉	I/O	Data Input and Output pins (x72 Version)
L11, M11, N11, P11, L10, M10, N10, P10, R10 A10, B10, C10, D10, A11, B11, C11, D11, E11 J1, H1, G1, F1, J2, H2, G2, F2, E2 W2, V2, U2, T2, W1, V1, U1, T1, R1	DQA ₁ –DQA ₉ DQB ₁ –DQB ₉ DQC ₁ –DQC ₉ DQD ₁ –DQD ₉	I/O	Data Input and Output pins (x36 Version)
L11, M11, N11, P11, L10, M10, N10, P10, R10 J1, H1, G1, F1, J2, H2, G2, F2, E2	DQA ₁ –DQA ₉ DQB ₁ –DQB ₉	I/O	Data Input and Output pins (x18 Version)
C9, B8	$\overline{B}_A, \overline{B}_B$	I	Byte Write Enable for DQA, DQB I/Os; active low
B3, C4	$\overline{B}_C, \overline{B}_D$	I	Byte Write Enable for DQC, DQD I/Os; active low (x72/x36 Versions)
C8, B9, B4, C3	$\overline{B}_E, \overline{B}_F, \overline{B}_G, \overline{B}_H$	I	Byte Write Enable for DQE, DQF, DQG, DQH I/Os; active low (x72 Version)
B5	NC	—	No Connect (x72 Version)
C7	NC	—	No Connect (x72/x36 Versions)
W10, V10, U10, T10, W11, V11, U11, T11, R11 J11, H11, G11, F11, J10, H10, G10, F10, E10 A2, B2, C2, D2, A1, B1, C1, D1, E1 L1, M1, N1, P1, L2, M2, N2, P2, R2, C8, B9, B4, C3	NC	—	No Connect (x36/x18 Versions)
B3, C4	NC	—	No Connect (x18 Version)
C5, D4, D5, D8, K1, K2, K4, K8, K9, K10, K11, T4, T5, T7, T8, U3	NC	—	No Connect
K3	CK	I	Clock Input Signal; active high
D7	\overline{GW}	I	Global Write Enable—Writes all bytes; active low
C6	\overline{E}_1	I	Chip Enable; active low
A8	\overline{E}_3	I	Chip Enable; active low (x72/x36 Versions)
A4	E ₂	I	Chip Enable; active high (x72/x36 Versions)
D6	\overline{G}	I	Output Enable; active low

GS832418/36/72A 209-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
A7	ADV	I	Burst address counter advance enable; active low
A5, A6	ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
P6	ZZ	I	Sleep Mode control; active high
L6	\overline{FT}	I	Flow Through or Pipeline mode; active low
T6	LBO	I	Linear Burst Order mode; active low
N6	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control (x72/x36 Versions)
G6	MCH	I	Must Connect High
A4	MCH	I	Must Connect High (x18 version)
H6, J6, K6, M6	MCL		Must Connect Low
A8, N6	MCL		Must Connect Low (x18 version)
B6	\overline{BW}	I	Byte Enable; active low
F6	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
W3	TMS	I	Scan Test Mode Select
W4	TDI	I	Scan Test Data In
W8	TDO	O	Scan Test Data Out
W9	TCK	I	Scan Test Clock
E5, E6, E7, G5, G7, J5, J7, L5, L7, N5, N7, R5, R6, R7	V _{DD}	I	Core power supply
D3, D9, F3, F4, F5, F7, F8, F9, H3, H4, H5, H7, H8, H9, K5, K7, M3, M4, M5, M7, M8, M9, P3, P4, P5, P7, P8, P9, T3, T9	V _{SS}	I	I/O and Core Ground
E3, E4, E8, E9, G3, G4, G8, G9, J3, J4, J8, J9, L3, L4, L8, L9, N3, N4, N8, N9, R3, R4, R8, R9	V _{DDQ}	I	Output driver power supply

GS832436AB Pad Out
119-Bump BGA—Top View

	1	2	3	4	5	6	7	
A	V _{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}	A
B	NC	A18	A4	ADSC	A15	A17	NC	B
C	NC	A5	A3	V _{DD}	A14	A16	NC	C
D	DQC4	DQPc9	V _{SS}	ZQ	V _{SS}	DQPb9	DQB4	D
E	DQC3	DQC8	V _{SS}	E1	V _{SS}	DQB8	DQB3	E
F	V _{DDQ}	DQC7	V _{SS}	G	V _{SS}	DQB7	V _{DDQ}	F
G	DQC2	DQC6	BC	ADV	BB	DQB6	DQB2	G
H	DQC1	DQC5	V _{SS}	GW	V _{SS}	DQB5	DQB1	H
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}	J
K	DQD1	DQD5	V _{SS}	CK	V _{SS}	DQA5	DQA4	K
L	DQD2	DQD6	BD	SCD	BA	DQA6	DQA3	L
M	V _{DDQ}	DQD7	V _{SS}	BW	V _{SS}	DQA7	V _{DDQ}	M
N	DQD3	DQD8	V _{SS}	A1	V _{SS}	DQA8	DQA2	N
P	DQD4	DQPd9	V _{SS}	A0	V _{SS}	DQPA9	DQA1	P
R	NC	A2	LBO	V _{DD}	FT	A13	NC	R
T	NC	NC	A10	A11	A12	A19	ZZ	T
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}	U

7 x 17 Bump BGA—14 x 22 mm² Body—1.27 mm Bump Pitch

GS832418AB Pad Out
119-Bump BGA—Top View

	1	2	3	4	5	6	7	
A	V _{DDQ}	A6	A7	ADSP	A8	A9	V _{DDQ}	A
B	NC	A18	A4	ADSC	A15	A17	NC	B
C	NC	A5	A3	V _{DD}	A14	A16	NC	C
D	DQB1	NC	V _{SS}	ZQ	V _{SS}	DQPA9	NC	D
E	NC	DQB2	V _{SS}	E1	V _{SS}	NC	DQA8	E
F	V _{DDQ}	NC	V _{SS}	G	V _{SS}	DQA7	V _{DDQ}	F
G	NC	DQB3	BB	ADV	NC	NC	DQA6	G
H	DQB4	NC	V _{SS}	GW	V _{SS}	DQA5	NC	H
J	V _{DDQ}	V _{DD}	NC	V _{DD}	NC	V _{DD}	V _{DDQ}	J
K	NC	DQB5	V _{SS}	CK	V _{SS}	NC	DQA4	K
L	DQB6	NC	NC	V _{SS}	BA	DQA3	NC	L
M	V _{DDQ}	DQB7	V _{SS}	BW	V _{SS}	NC	V _{DDQ}	M
N	DQB8	NC	V _{SS}	A1	V _{SS}	DQA2	NC	N
P	NC	DQPB9	V _{SS}	A0	V _{SS}	NC	DQA1	P
R	NC	A2	LBO	V _{DD}	FT	A13	NC	R
T	NC	A10	A11	A20	A12	A19	ZZ	T
U	V _{DDQ}	TMS	TDI	TCK	TDO	NC	V _{DDQ}	U

7 x 17 Bump BGA—14 x 22 mm² Body—1.27 mm Bump Pitch


GS832418/36A 119-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
P4, N4	A ₀ , A ₁	I	Address field LSBs and Address Counter Preset Inputs
R2, C3, B3, C2, A2, A3, A5, A6, T3, T5, R6, C5, B5, C6, B6, B2	A _n	I	Address Inputs
T4, T6	A _n		Address Input (x36 Version)
T2	NC	—	No Connect (x36 Version)
T2, T6, T4	A _n	I	Address Input (x18 Version)
K7, L7, N7, P7, K6, L6, M6, N6 H7, G7, E7, D7, H6, G6, F6, E6 H1, G1, E1, D1, H2, G2, F2, E2 K1, L1, N1, P1, K2, L2, M2, N2	DQA ₁ –DQA ₈ DQB ₁ –DQB ₈ DQC ₁ –DQC ₈ DQD ₁ –DQD ₈	I/O	Data Input and Output pins. (x36 Version)
P6, D6, D2, P2	DQA ₉ , DQB ₉ , DQC ₉ , DQD ₉	I/O	Data Input and Output pins. (x36 Version)
L5, G5, G3, L3	BA, BB, BC, BD	I	Byte Write Enable for DQA, DQB, DQC, DQD I/Os; active low (x36 Version)
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQA ₁ –DQA ₉ DQB ₁ –DQB ₉	I/O	Data Input and Output pins (x18 Version)
L5, G3	BA, BB	I	Byte Write Enable for DQA, DQB I/Os; active low (x18 Version)
B1, C1, R1, T1, U6, B7, C7, J3, J5, R7	NC	—	No Connect
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3	NC	—	No Connect (x18 Version)
K4	CK	I	Clock Input Signal; active high
M4	BW	I	Byte Write—Writes all enabled bytes; active low
H4	GW	I	Global Write Enable—Writes all bytes; active low
E4	E ₁	I	Chip Enable; active low
F4	G	I	Output Enable; active low
G4	ADV	I	Burst address counter advance enable; active low
A4, B4	ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
T7	ZZ	I	Sleep mode control; active high
R5	FT	I	Flow Through or Pipeline mode; active low
R3	LBO	I	Linear Burst Order mode; active low
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
L4	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control (x36 version)
U2	TMS	I	Scan Test Mode Select




GS832418/36A 119-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
U3	TDI	I	Scan Test Data In
U5	TDO	O	Scan Test Data Out
U4	TCK	I	Scan Test Clock
J2, C4, J4, R4, J6	V _{DD}	I	Core power supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
L4	V _{SS}	I	I/O and Core Ground
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V _{DDQ}	I	Output driver power supply

GS832418/36/72A Block Diagram



Note: Only x36 version shown for simplicity.



Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$
Single/Dual Cycle Deselect Control	SCD	L	Dual Cycle Deselect
		H or NC	Single Cycle Deselect
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
		H or NC	Low Drive (High Impedance)

Note:

There are pull-up devices on the ZQ, SCD and $\overline{\text{FT}}$ pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Enable / Disable Parity I/O Pins

This SRAM allows the user to configure the device to operate in Parity I/O active (x18, x36, or x72) or in Parity I/O inactive (x16, x32, or x64) mode. Holding the $\overline{\text{PE}}$ bump low or letting it float will activate the 9th I/O on each byte of the RAM. Grounding PE deactivates the 9th I/O of each byte, although the bit in each byte of the memory array remains active to store and recall parity bits generated and read into the ByteSafe parity circuits.

Burst Counter Sequences

Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

Byte Write Truth Table

Function	\overline{GW}	\overline{BW}	\overline{BA}	\overline{BB}	\overline{BC}	\overline{BD}	Notes
Read	H	H	X	X	X	X	1
Read	H	L	H	H	H	H	1
Write byte a	H	L	L	H	H	H	2, 3
Write byte b	H	L	H	L	H	H	2, 3
Write byte c	H	L	H	H	L	H	2, 3, 4
Write byte d	H	L	H	H	H	L	2, 3, 4
Write all bytes	H	L	L	L	L	L	2, 3, 4
Write all bytes	L	X	X	X	X	X	

Notes:

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
2. Byte Write Enable inputs \overline{BA} , \overline{BB} , \overline{BC} , and/or \overline{BD} may be used in any combination with \overline{BW} to write single or multiple bytes.
3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
4. Bytes "c" and "d" are only available on the x36 version.

Synchronous Truth Table (x72 and x36 209-Bump BGA)

Operation	Address Used	State Diagram Key ⁵	\bar{E}_1	E^2	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	W^3	DQ^4
Deselect Cycle, Power Down	None	X	H	X	X	L	X	X	High-Z
Deselect Cycle, Power Down	None	X	L	F	L	X	X	X	High-Z
Deselect Cycle, Power Down	None	X	L	F	H	L	X	X	High-Z
Read Cycle, Begin Burst	External	R	L	T	L	X	X	X	Q
Read Cycle, Begin Burst	External	R	L	T	H	L	X	F	Q
Write Cycle, Begin Burst	External	W	L	T	H	L	X	T	D
<i>Read Cycle, Continue Burst</i>	<i>Next</i>	<i>CR</i>	<i>X</i>	<i>X</i>	<i>H</i>	<i>H</i>	<i>L</i>	<i>F</i>	<i>Q</i>
Read Cycle, Continue Burst	Next	CR	H	X	X	H	L	F	Q
<i>Write Cycle, Continue Burst</i>	<i>Next</i>	<i>CW</i>	<i>X</i>	<i>X</i>	<i>H</i>	<i>H</i>	<i>L</i>	<i>T</i>	<i>D</i>
Write Cycle, Continue Burst	Next	CW	H	X	X	H	L	T	D
Read Cycle, Suspend Burst	Current		X	X	H	H	H	F	Q
Read Cycle, Suspend Burst	Current		H	X	X	H	H	F	Q
Write Cycle, Suspend Burst	Current		X	X	H	H	H	T	D
Write Cycle, Suspend Burst	Current		H	X	X	H	H	T	D

Note:

1. X = Don't Care, H = High, L = Low.
2. E = T (True) if $E_2 = 1$ and $E_3 = 0$; E = F (False) if $E_2 = 0$ or $E_3 = 1$.
3. \overline{W} = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
4. \bar{G} is an asynchronous input. \bar{G} can be driven high at any time to disable active output drivers. \bar{G} low can only enable active drivers (shown as "Q" in the Truth Table above).
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
6. Tying \overline{ADSP} high and \overline{ADSC} low allows simple non-burst synchronous operations. See **BOLD** items above.
7. Tying \overline{ADSP} high and \overline{ADV} low while using \overline{ADSC} to load new addresses allows simple burst operations. See *ITALIC* items above.


Synchronous Truth Table (x18 209-Bump BGA and x36/x18 119-Bump BGA)

Operation	Address Used	State Diagram Key ⁵	\bar{E}_1	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	\bar{W}^3	DQ ⁴
Deselect Cycle, Power Down	None	X	H	X	L	X	X	High-Z
Read Cycle, Begin Burst	External	R	L	L	X	X	X	Q
Read Cycle, Begin Burst	External	R	L	H	L	X	F	Q
Write Cycle, Begin Burst	External	W	L	H	L	X	T	D
<i>Read Cycle, Continue Burst</i>	<i>Next</i>	<i>CR</i>	<i>X</i>	<i>H</i>	<i>H</i>	<i>L</i>	<i>F</i>	<i>Q</i>
Read Cycle, Continue Burst	Next	CR	H	X	H	L	F	Q
<i>Write Cycle, Continue Burst</i>	<i>Next</i>	<i>CW</i>	<i>X</i>	<i>H</i>	<i>H</i>	<i>L</i>	<i>T</i>	<i>D</i>
Write Cycle, Continue Burst	Next	CW	H	X	H	L	T	D
Read Cycle, Suspend Burst	Current		X	H	H	H	F	Q
Read Cycle, Suspend Burst	Current		H	X	H	H	F	Q
Write Cycle, Suspend Burst	Current		X	H	H	H	T	D
Write Cycle, Suspend Burst	Current		H	X	H	H	T	D

Notes:

1. X = Don't Care, H = High, L = Low
2. \bar{W} = T (True) and F (False) is defined in the Byte Write Truth Table preceding
3. \bar{G} is an asynchronous input. \bar{G} can be driven high at any time to disable active output drivers. \bar{G} low can only enable active drivers (shown as "Q" in the Truth Table above).
4. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
5. Tying \overline{ADSP} high and \overline{ADSC} low allows simple non-burst synchronous operations. See **BOLD** items above.
6. Tying \overline{ADSP} high and \overline{ADV} low while using \overline{ADSC} to load new addresses allows simple burst operations. See *ITALIC* items above.


Simplified State Diagram



Notes:

1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes \overline{G} is tied low.
2. The upper portion of the diagram assumes active use of only the Enable ($\overline{E1}$) and Write (\overline{BA} , \overline{BB} , \overline{BC} , \overline{BD} , \overline{BW} , and \overline{GW}) control inputs, and that ADSP is tied high and ADSC is tied low.
3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and \overline{ADSC} control inputs and assumes ADSP is tied high and ADV is tied low.

Simplified State Diagram with \overline{G}



Notes:

1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of \overline{G} .
2. Use of "Dummy Reads" (Read Cycles with \overline{G} High) may be used to make the transition from read cycles to write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
3. Transitions shown in grey tone assume \overline{G} has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V_{DD} Pins	-0.5 to 3.6	V
V_{DDQ}	Voltage in V_{DDQ} Pins	-0.5 to 3.6	V
V_{CK}	Voltage on Clock Input Pin	-0.5 to 3.6	V
$V_{I/O}$	Voltage on I/O Pins	-0.5 to $V_{DDQ} + 0.5$ (≤ 3.6 V max.)	V
V_{IN}	Voltage on Other Input Pins	-0.5 to $V_{DD} + 0.5$ (≤ 3.6 V max.)	V
I_{IN}	Input Current on Any Pin	+/-20	mA
I_{OUT}	Output Current on Any I/O Pin	+/-20	mA
P_D	Package Power Dissipation	1.5	W
T_{STG}	Storage Temperature	-55 to 125	°C
T_{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

Power Supply Voltage Ranges

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
2.5 V Supply Voltage	V_{DD2}	2.3	2.5	2.7	V	
1.8 V Supply Voltage	V_{DD1}	1.5	1.8	2.0	V	
2.5 V V_{DDQ} I/O Supply Voltage	V_{DDQ2}	2.3	2.5	2.7	V	
1.8 V V_{DDQ} I/O Supply Voltage	V_{DDQ1}	1.5	1.8	2.0	V	

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.

 V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V_{DD} Input High Voltage	V_{IH}	$0.6 \cdot V_{DD}$	—	$V_{DD} + 0.3$	V	1
V_{DD} Input Low Voltage	V_{IL}	-0.3	—	$0.3 \cdot V_{DD}$	V	1
V_{DDQ} I/O Input High Voltage	V_{IHQ}	$0.6 \cdot V_{DD}$	—	$V_{DDQ} + 0.3$	V	1,3
V_{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	—	$0.3 \cdot V_{DD}$	V	1,3

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
- V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

 V_{DDQ1} Range Logic Levels

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
V_{DD} Input High Voltage	V_{IH}	$0.6 \cdot V_{DD}$	—	$V_{DD} + 0.3$	V	1
V_{DD} Input Low Voltage	V_{IL}	-0.3	—	$0.3 \cdot V_{DD}$	V	1
V_{DDQ} I/O Input High Voltage	V_{IHQ}	$0.6 \cdot V_{DD}$	—	$V_{DDQ} + 0.3$	V	1,3
V_{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	—	$0.3 \cdot V_{DD}$	V	1,3

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.
- V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.


Recommended Operating Temperatures

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T_A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T_A	-40	25	85	°C	2


Note:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$ not to exceed 3.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{DD} = 2.5\text{ V}$)

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0\text{ V}$	4	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0\text{ V}$	6	7	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\Theta JA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	—	$R_{\Theta JC}$	9	°C/W	3

Notes:


- Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- SCMI G-38-87
- Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

AC Test Conditions


Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1 & 2

Notes:

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
3. Output Load 2 for t_{LZ} , t_{HZ} , t_{OLZ} and t_{OHZ}
4. Device is deselected as defined by the Truth Table.



* Distributed Test Jig Capacitance



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I_{IL}	$V_{IN} = 0$ to V_{DD}	-1 μ A	1 μ A
ZZ and \overline{PE} Input Current	I_{IN1}	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0 V \leq V_{IN} \leq V_{IH}$	-1 μ A -1 μ A	1 μ A 100 μ A
\overline{FT} , SCD, ZQ, DP Input Current	I_{IN2}	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0 V \leq V_{IN} \leq V_{IL}$	-100 μ A -1 μ A	1 μ A 1 μ A
Output Leakage Current	I_{OL}	Output Disable, $V_{OUT} = 0$ to V_{DD}	-1 μ A	1 μ A
Output High Voltage	V_{OH2}	$I_{OH} = -8$ mA, $V_{DDQ} = 2.375$ V	1.7 V	—
Output High Voltage	V_{OH3}	$I_{OH} = -8$ mA, $V_{DDQ} = 3.135$ V	2.4 V	—
Output Low Voltage	V_{OL}	$I_{OL} = 8$ mA	—	0.4 V

Operating Currents

Parameter	Test Conditions	Mode	Symbol	-300		-275		-250		-225		-200		Unit			
				0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C				
Operating Current 2.5 V	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	(x72)	Pipeline	I_{DD}	550	560	505	515	465	475	425	435	380	390	mA		
			I_{DDQ}	75	75	75	75	75	75	75	60	60	60	60			
		(x36)	Flow Through	I_{DD}	245	255	245	255	245	255	245	255	245	255	210	220	mA
			I_{DDQ}	40	40	40	40	40	40	40	40	40	40	40	35	35	
		(x18)	Pipeline	I_{DD}	450	460	410	420	380	390	345	355	345	355	315	325	mA
			I_{DDQ}	40	40	40	40	40	40	40	40	40	40	40	35	35	
(x72)	Flow Through	I_{DD}	245	255	245	255	245	255	245	255	245	255	210	220	mA		
	I_{DDQ}	40	40	40	40	40	40	40	40	40	40	40	35	35			
Operating Current 1.8 V	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	(x72)	Pipeline	I_{DD}	550	560	505	515	465	475	425	435	380	390	mA		
			I_{DDQ}	65	65	60	60	60	60	60	55	55	50	50			
		(x36)	Flow Through	I_{DD}	245	255	245	255	245	255	245	255	245	255	210	220	mA
			I_{DDQ}	30	30	30	30	30	30	30	30	30	30	30	30	30	
		(x18)	Pipeline	I_{DD}	450	460	410	420	380	390	345	355	345	355	315	325	mA
			I_{DDQ}	35	35	35	35	35	35	35	30	30	30	30	30	30	
(x18)	Flow Through	I_{DD}	205	215	205	215	205	215	205	215	205	215	180	190	mA		
	I_{DDQ}	20	20	20	20	20	20	20	20	20	20	20	15	15			
Standby Current	$ZZ \geq V_{DD} - 0.2 V$	Pipeline	I_{DD}	400	410	375	385	340	350	310	320	280	290	mA			
		I_{DDQ}	20	20	20	20	20	20	20	15	15	15	15				
Deselect Current	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	Pipeline	I_{SB}	30	40	30	40	30	40	30	40	30	40	mA			
		I_{SB}	30	40	30	40	30	40	30	40	30	40	40				
Deselect Current	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	Pipeline	I_{DD}	125	130	120	125	115	120	105	110	100	105	mA			
		I_{DD}	95	100	95	100	80	85	80	85	70	70	70				

Notes:


- I_{DD} and I_{DDQ} apply to any combination of V_{DD3} , V_{DD2} , V_{DDQ3} , and V_{DDQ2} operation.
- All parameters listed are worst case scenario.

AC Electrical Characteristics


	Parameter	Symbol	-300		-275		-250		-225		-200		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Pipeline	Clock Cycle Time	tKC	3.3	—	3.6	—	4.0	—	4.4	—	5.0	—	ns
	Clock to Output Valid	tKQ	—	1.8	—	2.1	—	2.3	—	2.5	—	3.0	ns
	Clock to Output Invalid	tKQX	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	tLZ ¹	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
Flow Through	Clock Cycle Time	tKC	6.0	—	6.5	—	7.0	—	7.5	—	8.5	—	ns
	Clock to Output Valid	tKQ	—	4.5	—	5.3	—	6.0	—	6.5	—	7.5	ns
	Clock to Output Invalid	tKQX	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	tLZ ¹	3.0	—	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock HIGH Time	tKH	1.3	—	1.3	—	1.3	—	1.3	—	1.3	—	ns
	Clock LOW Time	tKL	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.3	1.5	2.3	1.5	2.3	1.5	2.5	1.5	3.0	ns
	G to Output Valid	tOE	—	2.3	—	2.3	—	2.3	—	2.5	—	3.2	ns
	G to output in Low-Z	tOLZ ¹	0	—	0	—	0	—	0	—	0	—	ns
	G to output in High-Z	tOHZ ¹	—	2.3	—	2.3	—	2.3	—	2.5	—	3.0	ns
	Setup time	tS	1.5	—	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Hold time	tH	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
	ZZ setup time	tZZS ²	5	—	5	—	5	—	5	—	5	—	ns
	ZZ hold time	tZZH ²	1	—	1	—	1	—	1	—	1	—	ns
	ZZ recovery	tZZR	100	—	100	—	100	—	100	—	100	—	ns


Notes:

1. These parameters are sampled and are not 100% tested.
2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.


Write Cycle Timing


Flow Through Read Cycle Timing




Flow Through Read-Write Cycle Timing



Pipelined SCD Read Cycle Timing




Pipelined SCD Read-Write Cycle Timing



Pipelined DCD Read Cycle Timing




Pipelined DCD Read-Write Cycle Timing


Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I_{SB2} . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z. The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, I_{SB2} is guaranteed after the time t_{ZZI} is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during t_{ZZR} , only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Application Tips

Single and Dual Cycle Deselect

SCD devices (like this one) force the use of “dummy read cycles” (read cycles that are launched normally, but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.

JTAG Port Operation

Due to the fact that this device is built from two die, the two JTAG parts are chained together internally. The following describes the behavior of each die.

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDQ} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.

JTAG Port Registers

Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register


The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in

Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

Bit #	Die Revision Code				Not Used												I/O Configuration				GSI Technology JEDEC Vendor ID Code								Presence Register				
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4		3	2	1	0
x72	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1	1
x36	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1	1
x32	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0	1	1	0	0	1	1	1
x18	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1	1
x16	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1	1	0	0	1	1	1

Tap Controller Instruction Set


Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be

implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the

Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the state of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
3.3 V Test Port Input High Voltage	V_{IHJ3}	2.0	$V_{DD3} + 0.3$	V	1
3.3 V Test Port Input Low Voltage	V_{ILJ3}	-0.3	0.8	V	1
2.5 V Test Port Input High Voltage	V_{IHJ2}	$0.6 * V_{DD2}$	$V_{DD2} + 0.3$	V	1
2.5 V Test Port Input Low Voltage	V_{ILJ2}	-0.3	$0.3 * V_{DD2}$	V	1
TMS, TCK and TDI Input Leakage Current	I_{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I_{INLJ}	-1	100	uA	3
TDO Output Leakage Current	I_{OLJ}	-1	1	uA	4
Test Port Output High Voltage	V_{OHJ}	1.7	—	V	5, 6
Test Port Output Low Voltage	V_{OLJ}	—	0.4	V	5, 7
Test Port Output CMOS High	V_{OHJC}	$V_{DDQ} - 100 \text{ mV}$	—	V	5, 8
Test Port Output CMOS Low	V_{OLJC}	—	100 mV	V	5, 9

Notes:


- Input Under/overshoot voltage must be $-2 \text{ V} > V_i < V_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.
- $V_{ILJ} \leq V_{IN} \leq V_{DDn}$
- $0 \text{ V} \leq V_{IN} \leq V_{ILJn}$
- Output Disable, $V_{OUT} = 0$ to V_{DDn}
- The TDO output driver is served by the V_{DDQ} supply.
- $I_{OHJ} = -4 \text{ mA}$
- $I_{OLJ} = +4 \text{ mA}$
- $I_{OHJC} = -100 \text{ uA}$
- $I_{OHJC} = +100 \text{ uA}$

JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V


Notes:

- Include scope and jig capacitance.
- Test conditions as as shown unless otherwise noted.



* Distributed Test Jig Capacitance

JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	t_{TKC}	50	—	ns
TCK Low to TDO Valid	t_{TKQ}	—	20	ns
TCK High Pulse Width	t_{TKH}	20	—	ns
TCK Low Pulse Width	t_{TKL}	20	—	ns
TDI & TMS Set Up Time	t_{TS}	10	—	ns
TDI & TMS Hold Time	t_{TH}	10	—	ns

GS832418/36/72A Boundary Scan Chain Order


Order	x72	x36	x18	Bump		
				x72	x36	x18
1 (TBD)						

Notes:

1. Depending on the package, some input pads of the scan chain may not be connected to any external pin. In such case: $\overline{LBO} = 1$, $ZQ = 1$, $\overline{PE} = 0$, $\overline{SD} = 0$, $ZZ = 0$, $\overline{FT} = 1$, $DP = 1$, and $SCD = 1$.
2. Every DQ pad consists of two scan registers—D is for input capture, and Q is for output capture.
3. A single register (#194) for controlling tristate of all the DQ pins is at the end of the scan chain (i.e., the last bit shifted in this tristate control is effective after JTAG EXTEST instruction is executed).
4. 1 = no connect, internally set to logic value 1
5. 0 = no connect, internally set to logic value 0
6. X = no connect, value is undefined

209 BGA Package Drawing


14 mm x 22 mm Body, 1.0 mm Bump Pitch, 11 x 19 Bump Array




Symbol	Min	Typ	Max	Units
A			1.70	mm
A1	0.40	0.50	0.60	mm
Øb	0.50	0.60	0.70	mm
c	0.31	0.36	0.38	mm
D	21.9	22.0	22.1	mm
D1		18.0 (BSC)		mm
E	13.9	14.0	14.1	mm
E1		10.0 (BSC)		mm
e		1.00 (BSC)		mm
aaa		0.15		mm

Rev 1.0


119-Bump BGA Package



Top View



Bottom View



Side View

Package Dimensions—119-Pin PBGA

Symbol	Description	Min.	Nom.	Max
A	Width	13.9	14.0	14.1
B	Length	21.9	22.0	22.1
C	Package Height (including ball)	1.73	1.86	1.99
D	Ball Size	0.60	0.75	0.90
E	Ball Height	0.50	0.60	0.70
F	Package Height (excluding balls)	1.16	1.26	1.36
G	Width between Balls		1.27	
K	Package Height above board	0.65	0.70	0.75
R	Width of package between balls		7.62	
S	Length of package between balls		20.32	
T	Variance of Ball Height		0.15	

Unit: mm

Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Type	Package	Speed ² (MHz/ns)	T _A ³
2M x 18	GS832418AB-300	DCD Pipeline/Flow Through	119 BGA	300/4.5	C
2M x 18	GS832418AB-275	DCD Pipeline/Flow Through	119 BGA	275/5.3	C
2M x 18	GS832418AB-250	DCD Pipeline/Flow Through	119 BGA	250/6	C
2M x 18	GS832418AB-225	DCD Pipeline/Flow Through	119 BGA	225/6.5	C
2M x 18	GS832418AB-200	DCD Pipeline/Flow Through	119 BGA	200/7.5	C
2M x 18	GS832418AC-300	DCD Pipeline/Flow Through	209 BGA	300/4.5	C
2M x 18	GS832418AC-275	DCD Pipeline/Flow Through	209 BGA	275/5.3	C
2M x 18	GS832418AC-250	DCD Pipeline/Flow Through	209 BGA	250/6	C
2M x 18	GS832418AC-225	DCD Pipeline/Flow Through	209 BGA	225/6.5	C
2M x 18	GS832418AC-200	DCD Pipeline/Flow Through	209 BGA	200/7.5	C
1M x 36	GS832436AB-300	SCD/DCD Pipeline/Flow Through	119 BGA	300/4.5	C
1M x 36	GS832436AB-275	SCD/DCD Pipeline/Flow Through	119 BGA	275/5.3	C
1M x 36	GS832436AB-250	SCD/DCD Pipeline/Flow Through	119 BGA	250/6	C
1M x 36	GS832436AB-225	SCD/DCD Pipeline/Flow Through	119 BGA	225/6.5	C
1M x 36	GS832436AB-200	SCD/DCD Pipeline/Flow Through	119 BGA	200/7.5	C
1M x 36	GS832436AC-300	SCD/DCD Pipeline/Flow Through	209 BGA	300/4.5	C
1M x 36	GS832436AC-275	SCD/DCD Pipeline/Flow Through	209 BGA	275/5.3	C
1M x 36	GS832436AC-250	SCD/DCD Pipeline/Flow Through	209 BGA	250/6	C
1M x 36	GS832436AC-225	SCD/DCD Pipeline/Flow Through	209 BGA	225/6.5	C
1M x 36	GS832436AC-200	SCD/DCD Pipeline/Flow Through	209 BGA	200/7.5	C
512K x 72	GS832472AC-300	SCD/DCD Pipeline/Flow Through	209 BGA	300/4.5	C
512K x 72	GS832472AC-275	SCD/DCD Pipeline/Flow Through	209 BGA	275/5.3	C
512K x 72	GS832472AC-250	SCD/DCD Pipeline/Flow Through	209 BGA	250/6	C
512K x 72	GS832472AC-225	SCD/DCD Pipeline/Flow Through	209 BGA	225/6.5	C
512K x 72	GS832472AC-200	SCD/DCD Pipeline/Flow Through	209 BGA	200/7.5	C
2M x 18	GS832418AB-300I	DCD Pipeline/Flow Through	119 BGA	300/4.5	I
2M x 18	GS832418AB-275I	DCD Pipeline/Flow Through	119 BGA	275/5.3	I
2M x 18	GS832418AB-250I	DCD Pipeline/Flow Through	119 BGA	250/6	I
2M x 18	GS832418AB-225I	DCD Pipeline/Flow Through	119 BGA	225/6.5	I

Notes:

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS832418AB-200IB.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings.

Ordering Information for GSI Synchronous Burst RAMs (Continued)

Org	Part Number ¹	Type	Package	Speed ² (MHz/ns)	T _A ³
2M x 18	GS832418AB-200I	DCD Pipeline/Flow Through	119 BGA	200/7.5	I
2M x 18	GS832418AC-300I	DCD Pipeline/Flow Through	209 BGA	300/4.5	I
2M x 18	GS832418AC-275I	DCD Pipeline/Flow Through	209 BGA	275/5.3	I
2M x 18	GS832418AC-250I	DCD Pipeline/Flow Through	209 BGA	250/6	I
2M x 18	GS832418AC-225I	DCD Pipeline/Flow Through	209 BGA	225/6.5	I
2M x 18	GS832418AC-200I	DCD Pipeline/Flow Through	209 BGA	200/7.5	I
1M x 36	GS832436AB-300I	SCD/DCD Pipeline/Flow Through	119 BGA	300/4.5	I
1M x 36	GS832436AB-275I	SCD/DCD Pipeline/Flow Through	119 BGA	275/5.3	I
1M x 36	GS832436AB-250I	SCD/DCD Pipeline/Flow Through	119 BGA	250/6	I
1M x 36	GS832436AB-225I	SCD/DCD Pipeline/Flow Through	119 BGA	225/6.5	I
1M x 36	GS832436AB-200I	SCD/DCD Pipeline/Flow Through	119 BGA	200/7.5	I
1M x 36	GS832436AC-300I	SCD/DCD Pipeline/Flow Through	209 BGA	300/4.5	I
1M x 36	GS832436AC-275I	SCD/DCD Pipeline/Flow Through	209 BGA	275/5.3	I
1M x 36	GS832436AC-250I	SCD/DCD Pipeline/Flow Through	209 BGA	250/6	I
1M x 36	GS832436AC-225I	SCD/DCD Pipeline/Flow Through	209 BGA	225/6.5	I
1M x 36	GS832436AC-200I	SCD/DCD Pipeline/Flow Through	209 BGA	200/7.5	I
512K x 72	GS832472AC-300I	SCD/DCD Pipeline/Flow Through	209 BGA	300/4.5	I
512K x 72	GS832472AC-275I	SCD/DCD Pipeline/Flow Through	209 BGA	275/5.3	I
512K x 72	GS832472AC-250I	SCD/DCD Pipeline/Flow Through	209 BGA	250/6	I
512K x 72	GS832472AC-225I	SCD/DCD Pipeline/Flow Through	209 BGA	225/6.5	I
512K x 72	GS832472AC-200I	SCD/DCD Pipeline/Flow Through	209 BGA	200/7.5	I

Notes:

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS832418AB-200IB.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsistechnology.com) for a complete listing of current offerings.

36Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
832418A_r1		• Creation of new datasheet