

8M X 64 Bits (64MB) 144-Pin SDRAM SO-DIMM (PC100)—Preliminary
FEATURES

- PC100/Intel 1.0 Compliant
(see *Ordering Information* for options)
- Burst Mode Operation
- Auto and self refresh capability
(4096 cycles/64ms refresh)
- LVTTTL compatible inputs and outputs
- +3.3V \pm 0.3V power supply
- MRS cycle with address key programs
 - Latency (access from column address)
 - Burst Length (1, 2, 4, 8, and full page)
 - Data scramble (sequential and interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial Presence Detect with EEPROM

GENERAL DESCRIPTION

The SiliconTech SL64G6E8M4G-A10xV is a 8M x 64 bits Synchronous Dynamic RAM (SDRAM) Small-Outline Dual In-line Memory Module (SO-DIMM). The module consists of four CMOS 2M x 16 bits x 4 banks SDRAMs in 54-pin 400-mil TSOP II packages mounted on a 144-pin glass epoxy substrate. A serial EEPROM using the two pin I²C protocol is also mounted to provide for the Serial Presence Detects (SPD). Decoupling capacitors of 0.1 μ F are mounted for the SDRAMs and the EEPROM. Damping resistors are added to the data lines.

The module has gold edge connections and is intended for mounting into 144-pin SO-DIMM edge connector sockets keyed for 3.3V.

See *Ordering Information* for PC100 performance options.

PIN CONFIGURATION
Pin Symbols


Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VSS	21	VSS	41	DQ10	61	CLK0	81	VDD	101	VDD	121	DQ24	141	SDA
2	VSS	22	VSS	42	DQ42	62	CKE0	82	VDD	102	VDD	122	DQ56	142	SCL
3	DQ0	23	DQMB0	43	DQ11	63	VDD	83	DQ16	103	A6	123	DQ25	143	VDD
4	DQ32	24	DQMB4	44	DQ43	64	VDD	84	DQ48	104	A7	124	DQ57	144	VDD
5	DQ1	25	DQMB1	45	VDD	65	$\overline{\text{RAS}}$	85	DQ17	105	A8	125	DQ26		
6	DQ33	26	DQMB5	46	VDD	66	$\overline{\text{CAS}}$	86	DQ49	106	BA0	126	DQ58		
7	DQ2	27	VDD	47	DQ12	67	$\overline{\text{WE}}$	87	DQ18	107	VSS	127	DQ27		
8	DQ34	28	VDD	48	DQ44	68	CKE1*	88	DQ50	108	VSS	128	DQ59		
9	DQ3	29	A0	49	DQ13	69	$\overline{\text{S}}_0$	89	DQ19	109	A9	129	VDD		
10	DQ35	30	A3	50	DQ45	70	A12*	90	DQ51	110	BA1	130	VDD		
11	VDD	31	A1	51	DQ14	71	$\overline{\text{S}}_1^*$	91	VSS	111	A10/AP	131	DQ28		
12	VDD	32	A4	52	DQ46	72	A13*	92	VSS	112	A11	132	DQ60		
13	DQ4	33	A2	53	DQ15	73	NC	93	DQ20	113	VDD	133	DQ29		
14	DQ36	34	A5	54	DQ47	74	CLK1	94	DQ52	114	VDD	134	DQ61		
15	DQ5	35	VSS	55	VSS	75	VSS	95	DQ21	115	DQMB2	135	DQ30		
16	DQ37	36	VSS	56	VSS	76	VSS	96	DQ53	116	DQMB6	136	DQ62		
17	DQ6	37	DQ8	57	NC	77	NC	97	DQ22	117	DQMB3	137	DQ31		
18	DQ38	38	DQ40	58	NC	78	NC	98	DQ54	118	DQMB7	138	DQ63		
19	DQ7	39	DQ9	59	NC	79	NC	99	DQ23	119	VSS	139	VSS		
20	DQ39	40	DQ41	60	NC	80	NC	100	DQ55	120	VSS	140	VSS		

* Not used

(continued on the next page)

PIN CONFIGURATION *(continued)*

Pin Arrangement



Pin Functions


Pin Name	Pin Function
A ₀ -A ₁₀ /A _P , A ₁₁	Address Inputs (multiplexed)
BA ₀ , BA ₁	Select Bank
DQ ₀ -DQ ₆₃	Data In/Out
\overline{WE}	Read/Write Enable
CLK ₀ , CLK ₁	Clock Input
CKE ₀	Clock Enable Input
\overline{RAS}	Row Address Strobe
\overline{CAS}	Column Address Strobe
DQMB ₀ -DQMB ₇	Data Input/Output Mask
\overline{S}_0	Chip Select Input
SDA	Serial Data I/O
SCL	Serial Clock
VDD	Power (+3.3V)
VSS	Ground
NC	No Connection

ORDERING INFORMATION

Part Number	PC100 100MHz Parameters					
	CL	t _{RCD}	t _{RP}	t _{RC}	Units	Comment
SL64G6E8M4G-A10AV	3	3	3	8	clks	slowest supported (option "A")
SL64G6E8M4G-A10BV	3	2	3	8	clks	2nd choice (option "B")
SL64G6E8M4G-A10CV	3	2	2	7	clks	target (option "C")
SL64G6E8M4G-A10DV	2	2	2	7	clks	goal (option "D")

PACKAGE DIMENSIONS

Units: Inches



TOLERANCES: ±0.005 UNLESS OTHERWISE SPECIFIED

749-1

SERIAL PRESENCE DETECT INFORMATION

Serial PD Interface Protocol: I²C; Current sink capability of SDA driver ≤ 3mA; Maximum clock frequency: 100 KHz

Byte #	Function Described	Function Supported				Hex Value			
		A	B	C	D	A	B	C	D
0	# of bytes written into serial memory at module manufacturer	128 bytes				80h			
1	Total # of bytes of SPD memory device	256Bytes (2K-bit)				08h			
2	Fundamental memory type	SDRAM				04h			
3	# of row addresses on this assembly	12				0Ch			
4	# of column addresses on this assembly	9				09h			
5	# of module banks on this assembly	1 bank				01h			
6	Data width of this assembly	64 bits				40h			
7	...Data width of this assembly (continued)	—				00h			
8	Voltage interface standard of this assembly	LVTTTL				01h			
9	SDRAM cycle time at CL=3 (tCYC)	10ns	—	10ns	10ns	A0h	—	A0h	A0h
10	SDRAM access time from clock at CL=3 (tAC)	6ns	—	6ns	6ns	60h	—	60h	60h
11	DIMM configuration type	None				00h			
12	Refresh rate/type	15.625μs, Self-refresh				80h			
13	SDRAM width	16 bits				10h			
14	Error Checking DRAM data width	0 bits				00h			
15	Min. CLK delay for back-to-back rand. col. addr.	tCCD=1 CLK				01h			
16	SDRAM device attributes: burst lengths supported	1,2,4,8, and full page				8Fh			
17	SDRAM device attributes: # of banks on SDRAM device	4 banks				04h			
18	SDRAM device attributes: CAS latency	CAS latency = 2,3				06h			
19	SDRAM device attributes: CS latency	CS latency = 0				01h			
20	SDRAM device attributes: Write latency	Write Latency = 0				01h			
21	SDRAM module attributes	non-buff., non-reg.				00h			
22	SDRAM device attributes: general	V _{CC} 10%, B/R, S/W, P/A, A/P				0Eh			
23	Minimum clock cycle time at CL=2 (tCYC)	12ns	—	12ns	10ns	C0h	—	C0h	A0h
24	Max. data access time form clock at CL=2 (tAC)	8ns	—	8ns	6ns	80h	—	80h	60h
25	Minimum clock cycle time at CL=1 (tCYC)	—	—	—	—	00h	—	00h	00h
26	Max. data access time from clock at CL=1 (tAC)	—	—	—	—	00h	—	00h	00h
27	Minimum row precharge time (tRP)	30ns	—	20ns	20ns	1Eh	—	14h	14h
28	Minimum row active to row active delay (tRRD)	20ns	—	20ns	20ns	14h	—	14h	14h
29	Minumum RAS to CAS (tRCD)	30ns	—	20ns	20ns	1Eh	—	14h	14h
30	Minumum RAS pulse width (tRAS)	50ns	—	50ns	50ns	32h	—	32h	32h
31	Module bank density	64MB				10h			
32	Min. command and address signal setup time (tAS)	2ns				20h			
33	Min. command and address signal hold time (tAH)	1ns				10h			
34	Min. data signal input setup time (tDS)	2ns				20h			

continued on the next page

Byte #	Function Described	Function Supported				Hex Value			
		A	B	C	D	A	B	C	D
35	Min. data signal input hold time (t_{DH})	1ns				10h			
36-61	Superset information (may be used in future)	—				00h			
62	SPD revision	1.2	—	1.2	1.2	12h	—	12h	12h
63	Checksum for bytes 0-62	JEDEC calculation				xxh			
64	Manufacturer's JEDEC ID code per JEP-106E	Continuation code				7Fh			
65	Man. JEDEC ID code (continued)	SiliconTech's ID				A8h			
66-71						FFh			
72	Manufacturing location	SiliconTech USA				01h			
73-90	Manufacturer's part number					xxh			
91	Revision code of PCB	Eng(00),RevA(01),RevB(02)				01h			
92						FFh			
93	Manufacturing date	Year (BCD)				yy			
94		Calendar Week (BCD)				ww			
95	Assembly serial number	Tester number				ss			
96		Serial number (bits 7-0)				ss			
97		Serial number (bits 15-8)				ss			
98		Serial number (bits 23-16)				ss			
99	Manufacture's specific data	S				53h			
100		i				69h			
101		l				6Ch			
102		i				69h			
103		c				63h			
104		o				6Fh			
105		n				6Eh			
106		T				54h			
107		e				65h			
108		c				63h			
109		h				68h			
110						FFh			
111						FFh			
112						FFh			
113						FFh			
114						FFh			
115						FFh			
115-125						FFh			
126	Intel specification frequency	100MHz				64h			
127	Intel specification details	Detailed 100MHz Info				8Fh	—	8Fh	8Fh

FUNCTIONAL BLOCK DIAGRAM

