

SCCS065C - August 1994 - Revised September 2001

Features

- Ioff supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to +85°C
- $V_{CC} = 5V \pm 10\%$

CY74FCT16952T Features:

- · 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at V_{CC} = 5V, T_A = 25°C

CY74FCT162952T Features:

- · Balanced 24 mA output drivers
- · Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at V_{CC} = 5V, T_A= 25°C

CY74FCT162H952T Features:

- · Bus hold retains last active state
- Eliminates the need for external pull-up or pull-down resistors

16-Bit Registered Transceivers

Functional Description


These 16-bit registered transceivers are high-speed, low-power devices. 16-bit operation is achieved by connecting the control lines of the two 8-bit registered transceivers together. For data flow from bus A-to-B, CEAB must be LOW to allow data to be stored when CLKAB transitions from LOW-to-HIGH. The stored data will be present on the output when OEAB is LOW. Control of data from B-to-A is similar and is controlled by using the CEBA, CLKBA, and OEBA inputs.

This device is fully specified for partial-power-down applications using $I_{\rm off}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16952T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162952T has 24-mA balanced output drivers with current-limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162952T is ideal for driving transmission lines.

The CY74FCT162H952T is a 24-mA balanced output part that has "bus hold" on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.





Pin Description

Name	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Clock Enable Input (Active LOW)
CEBA	B-to-A Clock Enable Input (Active LOW)
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
А	A-to-B Data Inputs or B-to-A Three-State Outputs ^[1]
В	B-to-A Data Inputs or A-to-B Three-State Outputs ^[1]

Function Table^[2, 3]

For A-to-B (Symmetric with B-to-A)

	Inputs						
CEAB	CEAB CLKAB OEAB A						
Н	Х	L	Х	B ^[4]			
Х	L	L	Х	B ^[4]			
L		L	L	L			
L		L	Н	Н			
Х	Х	Н	Х	Z			

Maximum Ratings^[5, 6]

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-55°C to +125°C Ambient Temperature with DC Input Voltage -0.5V to +7.0V DC Output Voltage...... -0.5V to +7.0V DC Output Current (Maximum Sink Current/Pin)-60 to +120 mA Power Dissipation1.0W Static Discharge Voltage.....>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	-40°C to +85°C	5V ± 10%

Notes:

- On the CY74FCT162H952T these pins have bus hold.

 A-to-B data flow is shown: B-to-A data flow is similar but uses, \(\overline{CEBA}\), CLKBA, and \(\overline{OEBA}\).

 L = LOW Voltage Level.

 X = Don't Care.
- ✓ = LOW-to-HIGH Transition.

 Z = HIGH Impedance.

 Level of B before the indicated steady-state input conditions were established.

 Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.



Electrical Characteristics Over the Operating Range

Parameter	Description		Test (Conditions	Min.	Typ. ^[7]	Max.	Unit
V _{IH}	Input HIGH Voltage				2.0			V
V _{IL}	Input LOW Voltage						0.8	V
V _H	Input Hysteresis ^[8]					100		mV
V _{IK}	Input Clamp Diode Voltage		V _{CC} =Min.,	I _{IN} = –18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	Standard	V _{CC} =Max.,	V _I =V _{CC}			±1	μΑ
		Bus Hold					±100	
I _{IL}	Input LOW Current	Standard	V _{CC} =Max.,	V _I =GND			±1	μΑ
		Bus Hold					±100	μΑ
I _{BBH}	Bus Hold Sustain Current on Bu	is Hold Input ^[9]	V _{CC} =Min.	V _I =2.0V	-50			μΑ
I _{BBL}				V _I =0.8V	+50			μΑ
I _{BHHO}	Bus Hold Overdrive Current on E	Bus Hold Input ^[9]	V _{CC} =Max.,	V _I =1.5V			TBD	mA
I _{OZH}	High Impedance Output Curren Output pins)	t (Three-State	V _{CC} =Max.,	V _{OUT} =2.7V			±1	μА
I _{OZL}	High Impedance Output Current (Three-State Output pins)		V _{CC} =Max.,	V _{OUT} =0.5V			±1	μА
Ios	Short Circuit Current ^[10]		V _{CC} =Max.,	V _{OUT} =GND	-80	-140	-200	mA
Io	Output Drive Current ^[10]			V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable		V _{CC} =0V, V _C	_{OUT} ≤4.5V ^[11]			±1	μΑ

Output Drive Characteristics for CY74FCT16952T

Parameter	Description	Test Conditions	Min.	Typ. ^[7]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} = -3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} = -15 mA	2.4	3.5		V
		V _{CC} =Min., I _{OH} = -32 mA	2.0	3.0		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

Output Drive Characteristics for CY74FCT162952T, CY74FCT162H952T

Parameter	Description	Test Conditions		Typ. ^[7]	Max.	Unit
I _{ODL}	Output LOW Current ^[10]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[10]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} = -24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance^[8] ($T_A = +25^{\circ}C$, f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. ^[7]	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

Note:

- Typical values are at V_{CC} = 5.0V, T_A = +25°C ambient.

- rypical values are at V_{CC}= 5.0V, I_A= +25 C ambient.
 This parameter is specified but not tested.
 Pins with bus hold are described in the Pin Description.
 Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, lost the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, lost of the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, lost of the chip temperature well above normal and thereby cause invalid readings in other parametric tests.
- 11. Tested at +25°C.



Power Supply Characteristics

Parameter	Description	Test Conditions	[12]	Typ. ^[7]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V V _{IN} ≥V _{CC} −0.2V	5	500	μА
Δl _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[13]	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[14]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OEAB or OEBA=GND		75	120	μΑ/MHz
I _C	Total Power Supply Current ^[15]	$ \begin{vmatrix} F_0 = 10 \text{ MHz (CLKAB)} \\ OEAB = CEAB = GND \end{vmatrix} $ $ \begin{vmatrix} V_1 \\ V_2 \end{vmatrix} $	V _{IN} =V _{CC} or V _{IN} =GND	0.8	1.7	mA
			V _{IN} =3.4V or V _{IN} =GND	1.3	3.2	
	$ f_1=2.5 \text{ MHz},$		V _{IN} =V _{CC} or V _{IN} =GND	3.8	6.5 ^[16]	
		OEAB = CEAB = GND OEBA = V _{CC} 50% Duty Cycle, Outputs Open, Sixteen Bit Toggling	V _{IN} =3.4V or V _{IN} =GND	8.3	20.0 ^[16]	

- 12. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

 13. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.

 14. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

 15. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 I_C = I_{CC}+ΔI_{CC}D_HN_T+I_{CCD}(f₀/2 + f₁N₁)
 I_{CC} = Quiescent Current with CMOS input levels

 Alone = Power Supply Current for a TTL HIGH input (V_{CC}=3.4V)

- - A_{ICC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V) D_{H} = Duty Cycle for TTL inputs HIGH N_{T} = Number of TTL inputs at D_{H}

 - I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
 - = Clock frequency for registered devices, otherwise zero
 - = Input signal frequency
 - = Number of inputs changing at f₁
- All currents are in milliamps and all frequencies are in megahertz.

 Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



Switching Characteristics Over the Operating Range^[17]

		CY74FCT16952AT CY74FCT162952AT CY74FCT162H952AT		CY74FCT162952BT			
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[18]
t _{PLH} t _{PHL}	Propagation Delay CLKAB, CLKBA to B, A	2.0	10.0	2.0	7.5	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time OEBA, OEAB to A, B	1.5	10.5	1.5	8.0	ns	1, 7, 8
t _{PHZ}	Output Disable Time OEBA, OEAB to A, B	1.5	10.0	1.5	7.5	ns	1, 7, 8
t _{SU}	Set-Up Time, HIGH or LOW A, B to CLKAB, CLKBA	2.5	_	2.5	_	ns	4
t _H	Hold Time, HIGH or LOW A, B to CLKAB, CLKBA	2.0	_	1.5	_	ns	4
t _{SU}	Set-Up Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	3.0	_	3.0	_	ns	4
t _H	Hold Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	2.0	_	2.0	_	ns	4
t _W	Pulse Width HIGH or LOW CLKAB or CLKBA ^[19]	3.0	_	3.0	_	ns	5
t _{SK(O)}	Output Skew ^[20]	_	0.5		0.5	ns	_

		CY74FCT16952CT CY74FCT162H952CT				
Parameter	Description	Min.	Max.	Unit	Fig. No. ^[18]	
t _{PLH} t _{PHL}	Propagation Delay CLKAB, CLKBA to B, A	2.0	6.3	ns	1, 5	
t _{PZH} t _{PZL}	Output Enable Time OEBA, OEAB to A, B	1.5	7.0	ns	1, 7, 8	
t _{PHZ} t _{PLZ}	Output Disable Time OEBA, OEAB to A, B	1.5	6.5	ns	1, 7, 8	
t _{SU}	Set-Up Time, HIGH or LOW A, B to CLKAB, CLKBA	2.5	_	ns	4	
t _H	Hold Time, HIGH or LOW A, B to CLKAB, CLKBA	1.5	_	ns	4	
t _{SU}	Set-Up Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	3.0	_	ns	4	
t _H	Hold Time, HIGH or LOW CEAB, CEBA to CLKAB, CLKBA	2.0	_	ns	4	
t_{W}	Pulse Width HIGH or LOW CLKAB or CLKBA ^[19]	3.0	_	ns	5	
t _{SK(O)}	Output Skew ^[20]	_	0.5	ns	_	

Notes:

- Minimum limits are specified but not tested on Propagation Delays.
 See "Parameter Measurement Information" in the General Information section.
 This parameter is specified but not tested.
 Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.



Ordering Information CY74FCT16952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.3	CY74FCT16952CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
10.0	CY74FCT16952ATPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial

Ordering Information CY74FCT162952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
7.5	CY74FCT162952BTPVC	O56	56-Lead (300-Mil) SSOP	Industrial
	74FCT162952BTPVCT	O56	56-Lead (300-Mil) SSOP	
10.0	74FCT162952ATPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial


Ordering Information CY74FCT162H952

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
6.3	74FCT162H952CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	Industrial
10.0	74FCT162H952ATPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial





Package Diagrams

56-Lead Shrunk Small Outline Package O56





DIMENSIONS IN INCHES MIN. MAX.





56-Lead Thin Shrunk Small Outline Package Z56





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265