



1.8V CMOS 32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

IDT74AUC32373

FEATURES:

- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 1.8V Optimized
- 0.8V to 2.7V Operating Range
- Inputs/outputs tolerant up to 3.6V
- Output drivers: $\pm 8\text{mA}$ @ 1.8V
- Supports hot insertion
- Available in 96-ball LFBGA package

APPLICATIONS:

- high performance, low voltage communications systems
- high performance, low voltage computing systems

DESCRIPTION:


This 32-bit transparent D-type latch is built using advanced CMOS technology. The device can be used as a single 32-bit latch, as two 16-bit latches, or as four 8-bit latches. When the latch enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output enable ($\overline{\text{OE}}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The $\overline{\text{OE}}$ input does not affect the internal operation of the latch.

This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{DD} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTIONAL BLOCK DIAGRAM




PINOUT CONFIGURATION

| | | | | | | | | | | | | | | | | |
|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 6 | 1D2 | 1D4 | 1D6 | 1D8 | 2D2 | 2D4 | 2D6 | 2D7 | 3D2 | 3D4 | 3D6 | 3D8 | 4D2 | 4D4 | 4D6 | 4D7 |
| 5 | 1D1 | 1D3 | 1D5 | 1D7 | 2D1 | 2D3 | 2D5 | 2D8 | 3D1 | 3D3 | 3D5 | 3D7 | 4D1 | 4D3 | 4D5 | 4D8 |
| 4 | 1LE | GND | VCC | GND | GND | VCC | GND | 2LE | 3LE | GND | VCC | GND | GND | VCC | GND | 4LE |
| 3 | 1OE | GND | VCC | GND | GND | VCC | GND | 2OE | 3OE | GND | VCC | GND | GND | VCC | GND | 4OE |
| 2 | 1Q1 | 1Q3 | 1Q5 | 1Q7 | 2Q1 | 2Q3 | 2Q5 | 2Q8 | 3Q1 | 3Q3 | 3Q5 | 3Q7 | 4Q1 | 4Q3 | 4Q5 | 4Q8 |
| 1 | 1Q2 | 1Q4 | 1Q6 | 1Q8 | 2Q2 | 2Q4 | 2Q6 | 2Q7 | 3Q2 | 3Q4 | 3Q6 | 3Q8 | 4Q2 | 4Q4 | 4Q6 | 4Q7 |
| | A | B | C | D | E | F | G | H | J | K | L | M | N | P | R | T |

LFBGA
 TOP VIEW

96 BALL LFBGA PACKAGE ATTRIBUTES



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max | Unit |
|------------------------------------|---|--------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND (all input and V _{DD} terminals) | -0.5 to +3.6 | V |
| V _{TERM} | Terminal Voltage with Respect to GND (any I/O or Output terminals in high-impedance or power-off state) | -0.5 to +3.6 | V |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | Continuous DC Output Current | ±20 | mA |
| I _{IK} | Continuous Clamp Current, V _i < 0, or V _i > V _{DD} | ±50 | mA |
| I _{OK} | Continuous Clamp Current, V _o < 0 | -50 | mA |
| I _{DD} I _{SS} | Continuous Current through each V _{DD} or GND | ±100 | mA |

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (T_A = +25°C, f = 1.0MHz, V_{DD} = 2.5V)

| Symbol | Parameter | Conditions | Typ. | Max. | Unit |
|---------------------------------|------------------------|-----------------------|------|------|------|
| C _{IN} ⁽¹⁾ | Input Capacitance | V _{IN} = 0V | 3 | 4 | pF |
| C _{OUT} ⁽²⁾ | Output Capacitance | V _{OUT} = 0V | 5.5 | 6.5 | pF |
| C _I ⁽³⁾ | Input Port Capacitance | V _{IN} = 0V | 3 | 4 | pF |

NOTES:

- Applies to Control Inputs.
- Applies to Data Outputs.
- Applies to Data Inputs.

PIN DESCRIPTION

| Pin Names | Description |
|-------------------|---|
| xD _x | Data Inputs |
| xLE | Latch Enable Inputs |
| xQ _x | 3-State Outputs |
| x \overline{OE} | 3-State Output Enable Inputs (Active LOW) |

FUNCTION TABLE (EACH 8-BIT LATCH)⁽¹⁾

| Inputs | | | Output |
|-------------------|-----|-----------------|------------------|
| x \overline{OE} | xLE | xD _x | xQ _x |
| L | H | H | H |
| L | H | L | L |
| L | L | X | Q ⁽²⁾ |
| H | X | X | Z |

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
- Level of Q before the indicated steady-state conditions were established.

RECOMMENDED OPERATING CHARACTERISTICS⁽¹⁾

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------------|------------------------------------|----------------------------------|------------------------|------------------------|------|
| V _{DD} | Supply Voltage | | 0.8 | 2.7 | V |
| V _{IH} | Input HIGH Voltage Level | V _{DD} = 0.8V | V _{DD} | — | V |
| | | V _{DD} = 1.1V to 1.3V | 0.65 x V _{DD} | — | |
| | | V _{DD} = 1.4V to 1.6V | 0.65 x V _{DD} | — | |
| | | V _{DD} = 1.65V to 1.95V | 0.65 x V _{DD} | — | |
| | | V _{DD} = 2.3V to 2.7V | 1.7 | — | |
| V _{IL} | Input LOW Voltage Level | V _{DD} = 0.8V | — | 0 | V |
| | | V _{DD} = 1.1V to 1.3V | — | 0.35 x V _{DD} | |
| | | V _{DD} = 1.4V to 1.6V | — | 0.35 x V _{DD} | |
| | | V _{DD} = 1.65V to 1.95V | — | 0.35 x V _{DD} | |
| | | V _{DD} = 2.3V to 2.7V | — | 0.7 | |
| V _I | Input Voltage | | 0 | 2.7 | V |
| V _O | Output Voltage | Active State | 0 | V _{DD} | V |
| | | 3-State | 0 | 2.7 | |
| I _{OH} | HIGH Level Output Current | V _{DD} = 0.8V | — | -0.7 | mA |
| | | V _{DD} = 1.1V | — | -3 | |
| | | V _{DD} = 1.4V | — | -5 | |
| | | V _{DD} = 1.65V | — | -8 | |
| | | V _{DD} = 2.3V | — | -9 | |
| I _{OL} | LOW Level Output Current | V _{DD} = 0.8V | — | 0.7 | mA |
| | | V _{DD} = 1.1V | — | 3 | |
| | | V _{DD} = 1.4V | — | 5 | |
| | | V _{DD} = 1.65V | — | 8 | |
| | | V _{DD} = 2.3V | — | 9 | |
| Δt/Δv | Input Transition Rise or Fall Time | | — | 20 | ns/V |
| T _A | Operating Free-Air Temperature | | -40 | +85 | °C |

NOTE:

1. All unused inputs of the device must be held at V_{DD} or GND to ensure proper operation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Following Conditions Apply Unless Otherwise Specified:

Operating Conditions: T_A = -40°C to +85°C

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--|--|--|----------------------------------|------|------|------|
| I _{IH} I _{IL} | Input HIGH or LOW Current All Inputs | V _{DD} = 2.7V, V _I = V _{DD} or GND | — | — | ±5 | μA |
| I _{OFF} | Input/Output Power Off Leakage | V _{DD} = 0V, V _{IN} or V _O ≤ 2.7V | — | — | ±10 | μA |
| I _{OZH} I _{OZL} | High Impedance Output Current (3-State Output Pins) | V _{DD} = 2.7V | | | | |
| | | | V _O = V _{DD} | — | — | ±10 |
| | | | | | | |
| | | | | | | |
| I _{DDL} I _{BDDH} I _{BDDZ} | Quiescent Power Supply Current | V _{DD} = 0.8V to 2.7V V _{IN} = GND or V _{DD} | — | — | 40 | μA |

NOTE:

1. All unused inputs of the device must be held at V_{DD} or GND to ensure proper operation.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. | Max. | Unit |
|--------|---------------------|--------------------------------|--------------|-----------|------|------|------|
| VOH | Output HIGH Voltage | VDD = 0.8V - 2.7V | IOH = -100µA | VDD - 0.1 | — | — | V |
| | | VDD = 0.8V | IOH = -0.7mA | — | 0.55 | — | |
| | | VDD = 1.1V ⁽²⁾ | IOH = -3mA | 0.8 | — | — | |
| | | VDD = 1.4V ⁽³⁾ | IOH = -5mA | 1 | — | — | |
| | | VDD = 1.65V ⁽⁴⁾ | IOH = -8mA | 1.2 | — | — | |
| | | VDD = 2.3V ⁽⁵⁾ | IOH = -9mA | 1.8 | — | — | |
| VOL | Output LOW Voltage | VDD = 0.8V - 2.7V | IOH = 100µA | — | — | 0.2 | V |
| | | VDD = 0.8V | IOL = 0.7mA | — | 0.25 | — | |
| | | VDD = 1.1V ⁽²⁾ | IOL = 3mA | — | — | 0.3 | |
| | | VDD = 1.4V ⁽³⁾ | IOL = 5mA | — | — | 0.4 | |
| | | VDD = 1.65V ⁽⁴⁾ | IOL = 8mA | — | — | 0.45 | |
| | | VDD = 2.3V ⁽⁵⁾ | IOL = 9mA | — | — | 0.6 | |

NOTES:

1. VIL and VIH must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS table for the appropriate VDD range. TA = -40°C to +85°C.
2. Demonstrates operation for nominal VDD = 1.2V.
3. Demonstrates operation for nominal VDD = 1.5V.
4. Demonstrates operation for nominal VDD = 1.8V.
5. Demonstrates operation for nominal VDD = 2.5V.

OPERATING CHARACTERISTICS, TA = 25°C

| Symbol | Parameter | Test Conditions | VDD = 0.8V | VDD = 1.2V | VDD = 1.5V | VDD = 1.8V | VDD = 2.5V | Unit |
|--------|--|-----------------------|------------|------------|------------|------------|------------|------|
| CPD | Power Dissipation Capacitance per Output, Outputs Enabled | CL = 0pF f = 10MHz | 21 | 22 | 23 | 25 | 29 | pF |
| CPD | Power Dissipation Capacitance per Output, Outputs Disabled | | 5 | 5 | 6 | 7 | 10 | pF |

SWITCHING CHARACTERISTICS⁽¹⁾

| Symbol | Parameter | VDD = 0.8V | VDD = 1.2V±0.1V | | VDD = 1.5V±0.1V | | VDD = 1.8V±0.15V | | | VDD = 2.5V±0.2V | | Unit | |
|--------|------------------------------|------------|-----------------|------|-----------------|------|------------------|------|------|-----------------|------|------|----|
| | | Typ. | Min. | Max. | Min. | Max. | Min. | Typ. | Max. | Min. | Max. | | |
| tPLH | Propagation Delay | xDx to xQx | 8 | 1.1 | 3.8 | 0.6 | 2.4 | 0.7 | 1.5 | 2.4 | 0.6 | 1.9 | ns |
| tPHL | | | xLE to xQx | 10.6 | 1.4 | 4.9 | 0.7 | 3.2 | 0.7 | 1.6 | 2.8 | 0.6 | |
| tPZH | Output Enable Time | xOE to xQx | 9 | 1.3 | 4.5 | 0.6 | 2.9 | 0.8 | 1.7 | 2.9 | 0.7 | 2.2 | ns |
| tPZL | | | xOE to xQx | 13 | 2.4 | 7 | 2.4 | 4.8 | 1.1 | 2.7 | 4.6 | 0.4 | |
| tSU | Set-up Time, Data before LE↓ | 1.7 | 0.9 | — | 0.4 | — | 0.4 | — | — | 0.4 | — | ns | |
| tH | Hold Time, Data after LE↓ | — | 0.9 | — | 0.4 | — | 0.4 | — | — | 0.4 | — | ns | |
| tW | Pulse Duration, LE HIGH | 4.2 | 2.9 | — | 2.3 | — | 2.1 | — | — | 1.7 | — | ns | |


NOTE:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40°C to +85°C.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS⁽¹⁾

| Symbol | V _{DD} = 0.8V | V _{DD} = 1.2V±0.1V | V _{DD} = 1.5V±0.1V | V _{DD} = 1.8V±0.15V | V _{DD} = 2.5V±0.2V | Unit |
|-------------------|------------------------|-----------------------------|-----------------------------|------------------------------|-----------------------------|------|
| V _{LOAD} | 2xV _{DD} | 2xV _{DD} | 2xV _{DD} | 2xV _{DD} | 2xV _{DD} | V |
| V _T | V _{DD} /2 | V _{DD} /2 | V _{DD} /2 | V _{DD} /2 | V _{DD} /2 | V |
| V _{LZ} | 100 | 100 | 100 | 150 | 150 | mV |
| V _{HZ} | 100 | 100 | 100 | 150 | 150 | mV |
| R _L | 2 | 2 | 2 | 1 | 0.5 | KΩ |
| C _L | 15 | 15 | 15 | 30 | 30 | pF |



Test Circuits for All Outputs

DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTE:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; Slew Rate ≥ 1V/ns.

SWITCH POSITION


| Test | Switch |
|---|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other Tests | Open |



Pulse Width




Propagation Delay



NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times



Setup and Hold Times

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com

for Tech Support:
 logichelp@idt.com
 (408) 654-6459