2. S3C1850

DESCRIPTION

S3C1850, a 4-bit single-chip CMOS microcontroller, consists of the reliable SMCS-51 CPU core with on-chip ROM and RAM. Eight input pins and 11 output pins provide the flexibility for various I/O requirements. Auto reset circuit generates reset pulse every certain period, and every halt mode termination time. The S3C1850 microcontroller has been designed for use in small system control applications that require a low-power, cost - sensitive design solution. In addition, the S3C1850 has been optimized for remote control transmitter and has built-in Transistor for I.R.LED drive.

FEATURES

ROM Size

1,024 bytes

RAM Size

32 nibbles

Instruction Set

• 39 instructions

Instruction Cycle Time

• 13.2 µsec at fxx = 455 kHz

Input Ports

Two 4-bit ports

Output Ports

• One 4-bit, Seven 1-bit ports

Built-in Oscillator

Crystal/Ceramic resonator

Built-in Reset Circuit

 Power-on reset and auto reset circuit for generating reset pulse every 131072/fxx (288 ms at fxx = 455 kHz)

Four Transmission Frequencies

 fxx/12 (1/4 duty), fxx/12 (1/3 duty), fxx/8 (1/2 duty), and no-carrier frequency

Built-in Transistor for I.R.LED Drive

 I_{OL1}: 210 mA (typical) at V_{DD} = 3 V and V_O = 0.4 V

Supply Voltage

1.8 V-3.6 V (250 kHz ≤ f_{OSC} ≤ 3.9 MHz)
 2.2 V-3.6 V (3.9 MHz < f_{OSC} ≤ 6 MHz)

Power Consumption

- Halt mode: 1 μA (maxium)
- Normal mode: 0.5 mA (typical)

Operating temperature

● -20 °C to 85 °C

Package Type

• 24 SOP

Oscillator Frequency divide select

Mask Option: fxx = f_{OSC} or f_{OSC}/8



BLOCK DIAGRAM





Figure 2-1. Block diagram



PIN CONFIGURATION (24 SOP)





Pin Name	Pin Number	Pin Type	Description	I/O Circuit Type
P0.0-P0.3	5, 6, 7, 8	Input	4-bit input port when P2.13 is low	A
P1.0-P1.3	9, 10, 11, 12	Input	4-bit input port when P2.13 is high	А
P2.0 REM	23	Output	1-bit individual output for remote carrier frequency ⁽¹⁾	В
P2.2-P2.5	20, 19, 18, 17	Output	1-bit individual output port	С
P2.1, P2.6	21, 4			D
P3.0-P3.3	16, 15, 14, 13	Output	4-bit parallel output port	С
TEST	22	Input	Input pin for test (Normally connected to V_{SS})	-
X _I	2	Input	Oscillation clock input	-
X _O	3	Output	Oscillation clock output	-
V _{DD}	24	_	Power supply	-
V _{SS}	1	_	Ground	-

NOTES:

1. The carrier can be selected by software as fxx/12 (1/3 duty), fxx/12 (1/4 duty), fxx/8 (1/2 duty), or no-carrier frequency.

2. Package type can be selected only as 24 SOP in the ordering sheet.



I/O CIRCUIT SCHEMATICS




Figure 2-3. I/O Circuit Type A




Figure 2-5. I/O Circuit Type C




Figure 2-4. I/O Circuit Type B




Figure 2-6. I/O Circuit Type D



Parameters	Symbols	Ratings	Units
Supply Voltage	V _{DD}	- 0.3 to 6	V
Input Voltage	VI	- 0.3 to V _{DD} + 0.3	V
Output Voltage	Vo	- 0.3 to V _{DD} + 0.3	V
Soldering Temperature	T _{SLD}	260 (10 sec)	°C
Storage Temperature	T _{STG}	– 55 to 125	°C

Table 2-2. Absolute Maximum Ratings

Table 2-3. DC Characteristics

 $(V_{DD} = 3 \text{ V}, \text{ T}_{A} = 25 \text{ }^{\circ}\text{C})$

Paramet	ters	Symbols	Test Conditions	Min	Тур	Max	Units
Supply Voltage		V _{DD}	250kHz≤ f _{OSC} ≤3.9MHz	1.8	3.0	3.6	V
			3.9MHz< f _{OSC} ≤6MHz	2.2	3.0	3.6	
Operating Tempera	ature	T _A	-	-20	-	85	°C
High-Level Input Voltage		V _{IH1}	All input pins except X _{IN}	0.7 V _{DD}	_	V _{DD}	V
		V _{IH2}	X _{IN}	V _{DD} -0.3	-	V _{DD}	V
Low-Level Input Voltage		V _{IL1}	All input pins except X _{IN}	0	-	0.3 V _{DD}	V
		V _{IL2}	X _{IN}	0	-	0.3	V
Low-Level Output 0	Current P2.0	I _{OL1}	V _O = 0.4 V	180	210	240	mA
			V _O = 0.5 V	220	260	300	
Low-Level	P3 Output	I _{OL2}	V _O = 0.4 V	0.5	1.0	2.0	mA
Output	P2.1-P2.3]		1.5	3.0	4.5	
Current	P2.4-P2.6			0.5	1.0	2.0	



Table 2-3. DC Characteristics (Continued)

(V_{DD} = 3 V, T_A = 25 °C)

Parameters	Symbols	Test Conditions	Min	Тур	Max	Units
High-Level Input Leakage Current	I _{LIH1}	$V_{I} = V_{DD}$	-	_	3	uA
		All input pins				
		except X _{IN}				
	I _{LIH2}	X _{IN}	-	3	10	
Low-level Input Leakage Current	I _{LIL1}	X _{IN}	- 0.6	- 3	- 10	
High-level Output Leakage Current	I _{LOH}	V _O = V _{DD}	-	-	1	uA
		All output pins				
		Port 2,3				
Pull-up Resistance of Input Port	R	$V_{DD} = 3 V$	30	70	150	KΩ
		$V_{I} = 0 V$				
Average Supply Current	I _{DD}	V _{DD} = 3 V	-	0.5	1.0	mA
		Crystal/Resonator				
		Non-divide option				
		f _{OSC} = 1 MHz				
		Dvide-8 option				
		f _{OSC} = 6 MHz				
HALT Current	I _{DDH}	$f_{OSC} = 0$	-	-	1.0	uA
Clock Frequency	fxx	Crystal/Ceramic	250	_	1000	kHz
Oscillator Frequency	f _{OSC}	Crystal/Ceramic	250	_	1000	
		Non-divide option				
		Crystal/Ceramic	2000	1	6000	
		Divide-8 option				

FUCTIONAL DESCRIPTION

Program Memory (ROM)

The S3C1850's program memory consists of a 1024-byte ROM, organized in 16 pages. Each page is 64 bytes long. (See Figure 2-9).

ROM addressing is supported by a 10-bit register made up of two sub-registers: a 4-bit Page Address register (PA), and a 6-bit Program Counter (PC).

Pages 0 through 15 (FH) can each access 64 (3FH) bytes.

ROM addressing occurs as follows: The 10-bit register selects one of the ROM's 1024-bytes. A new address is then loaded into the PC register during each instruction cycle.

Unless a transfer-of -control instruction such as JP, CALL or RET is encountered, the PC is loaded with the next sequential 6-bit address in the page, PC + 1. In this case, the next address of 3FH would be 00H.

Only the PAGE instruction can change the Page Buffer (PB) to a specified value.

When a JP or CALL instruction is executed, and if the Status Flag is set to "1", the contents of the PB are loaded into the PA register. If the Status Flag is "0", however, the JP or CALL is executed like NOP instruction in an instruction cycle and the Status Flag is set to "1". After that, program execution proceeds.

Page-In Addressing

All instructions, including, JP and CALL, can be executed by page. (See Figure 2-7). When the Status Flag is "1", a JP or CALL causes a program to branch to its address (operand) in a page.





Figure 2-7. Page-In Addressing

Page-To-Page Addressing

When a PAGE instruction occurs, and if the Status Flag is "1", a JP or CALL instruction will cause a program to branch to its address (operand) across the page (See Figure 2-8).










Figure 2-9. S3C1850 Program Memory Map



DATA MEMORY (RAM)

The S3C1850's data memory consists of a 32-nibble RAM which is organized into two files of 16 nibbles each (See Figure 2-10).

RAM addressing is implemented by a 7-bit register, HL.

It's upper 3-bit register (H) selects one of two files and its lower 4-bit register (L) selects one of 16 nibbles in the selected file.


Instructions which manipulate the H and L registers are as follow:


Select a file :

MOV	H,#n	;	$H \leftarrow \#n$, where n must be 0,4
NOT	Н	;	Complement MSB of H register

Select a nibble in a selected file :

MOV	L,A	; $L \leftarrow A$
MOV	L,@HL	; $L \leftarrow M(H,L)$
MOV	L,#n	; $L \leftarrow #n$, where $0 \le n \le 0FH$
INCS	L	; L←L+1
DECS	L	; L ← L - 1







REGISTER DESCRIPTIONS

Stack Register (SR)

Three levels of subroutine nesting are supported by a three-level stack as shown in Figure 2-11.

Each subroutine call (CALL) pushes the next PA and PC address into the stack. The latest stack to be stored will be overwritten and lost. Each return instruction (RET) pops the stack back into the PA and PC registers.




Figure 2-11. Stack Operations

Page Address Register (PA), Page Buffer Register (PB)

The Page Address Register (PA) and Page Buffer Register (PB) are 4-bit registers. The PA always specifies the current page.

A page select instruction (PAGE #n) loads the value "n" into the PB. When JP or CALL instruction is executed, and if the Status Flag (SF) is set to 1, the contents of PB are loaded into PA. If SF is "0", however, the JP or CALL is executed like NOP instruction and SF is set to "1". The contents of PB don't be loaded. Figure 1-12 illustrates this concept.




Figure 2-12. PA, PB Operations



Arithmetic Logic Unit (ALU), Accumulator (A)

The SMCS-51 CPU contains an ALU and its own 4-bit register (accumulator) which is the source and destination register for most I/O, arithmetic, logic, and data memory access operations.

Arithmetic functions and logical operations will set the status flag (SF) to "0" or "1".

Status Latch (SL)

The Status latch (SL) flag is an 1-bit flip-flop register. Only the "CPNE L,A" instruction can change the value of SL.

If the result of a "CPNE L,A" instruction is true, the SL is set to "1"; If not true, to "0".

Status Flag : SF

The Status Flag (SF) is a 1-bit flip-flop register which enables programs to conditionally skip an instruction. All instructions, including JP and CALL, are executed when SF is "1".

But if SF is "0", the program executes NOP instruction instead of JP or CALL and resets SF to "1". Then, program execution proceeds. The following instructions set the SF to "0":

• Arithmetic Instructions

ADDS	A,#n	;	if no carry
ADDS	A,@HL	;	if no carry
INCS	A,@HL	;	if no carry
INCS	A	;	if no carry
INCS	L	;	if no carry
SUBS	A,@HL	;	if borrow
DECS	A,@HL	;	if borrow
DECS	A	;	f borrow
DECS	L	;	if borrow

Compare Instructions

CPNE	@HL,A	; if M(H,L) = (A)
CPNZ	@HL	; if $M(H,L) = 0$
CPNE	L,#n	; if (L) = #n
CPNE	L,A	; if $(L) = (A)$
CPNE	A,@HL	; if (A) > M (H,L)
CPNZ	P0	; if (P0) = 0
CPBT	@HL.b	; if M(H,L,b) ≠ 1

• Data Transfer Instructions

MOV	@HL+,A	; if no carry
MOV	@HL-,A	; if borrow

• Logical Instructions

NOTI

А

; if (A) \neq 0 after operation



INPUT PORTS : P0, P1

The P0 and P1 input ports have internal pull-up 30-150 K Ω resistors, (See I/O circuit type A), each multiplexed to a common bus (See Figure 2-13). If the P2.13 pin is programmed to low, then port 0 is selected as the input port. Otherwise, if the P2.13 pin high, port 1 is selected.




Figure 2-13. S3C1850 Input Port

OUTPUT PORTS : P2, P3

The P2 and P3 output ports can be configured as N-CH. Transistor (P2.0/REM only) and open drain (P2.1-P2.6, P3.0-P3.3) as follows:

- N-channel Transistor for I.R.LED drive : A CMOS P2.0 N-CH. Transistor with P2.0/REM and TEST (see I/O Circuit Type B). P2.0/REM becomes floating state in halt mode.
- N-channel open drain : An N-channel transistor to ground, compatible with CMOS and TTL. (see I/O Circuit Type C and D).
 P2.2-P2.5 and P3.0-P3.3 pins become low state in halt mode.

The L register specifies P2 output pins (P2.0/REM-P2.6, P2.9-P2.10, P2.12, and P2.13) individually as follows:

- SETB P2.(L) : Set port 2 bits to correspond to L-register contents.
- CLRB P2.(L) : Clear port 2 bits to correspond to L-register contents.

P3 output pins P3.0-P3.3 are parallel output pins.

For the S3C1850, only the 4-bit accumulator outputs its value to the P3 port by the output instruction "OUT P3, @SL+ A" (the value of the Status Latch (SL) does not matter).



TRANSMISSION CARRIER FREQUENCY

One of four carrier frequencies can be selected and transmitted through the P2.0/REM pin by programming the internal P2.9, P2.10 and P2.0 pins (See Table 2-4). Figure 2-14 shows a simplified diagram of the various transmission circuits.

P2.10	P2.9	Carrier Frequency of P2.0/REM Pin	
0	0	fxx/12, 1/3 duty	
0	1	fxx/8, 1/2 duty	
1	0	fxx/12, 1/4 duty	
1	1	No carrier	

 Table 2-4. Carrier Frequency Selection Table




Figure 2-14. Diagram of Transmission Circuits



HALT MODE

The HALT mode is used to reduce power consumption by stopping the clock and holding the states of all internal operations fixed. This mode is very useful in battery-powered instruments. It also holds the controller in wait status for external stimulus to start some event. The S3C1850 can be halted by programming the P2.12 pin high, and by forcing P0 input pins (P0.0-P0.3) to high and P1 input pins (P1.0-P1.3) to high, concurrently (See Figure 2-15). When in HALT mode, the internal circuitry does not receive any clock signal, and all P2, P3 output pins become low states. However, P2.0 pin becomes floating state, P2.1 and P2.6 pins retain their programmed values until the device is re-started as follows:

 Forcing any P0 and P1 input pins to low : system reset occurs and it continues to operate from the reset address.

An oscillation stabilization time of 13 msec in fxx = 455 kHz crystal oscillation is needed for stability (See Figure 2-16).




Figure 2-15. Block Diagram of HALT Logic




Figure 2-16. Release Timing for HALT or RESET to Normal Mode in Crystal Oscillation



RESET

All reset operations are internal in the S3C1850. It has an internal power-on reset circuit consisting of a 7 pF capacitor and a 1 M Ω resistor (See Figure 2-17). The controller also contains an auto-reset circuit that resets the chip every 131,072 oscillator clock cycles (288 ms at a fxx = 455KHz clock frequency). The auto-reset counter is cleared by the rising edge of a internal P2.0 pin, by HALT, or by the power-on reset pulse (See Figure 2-18).

Therefore, no clocks are sent to the counter and the time-out is suspended in HALT mode. When a reset occurs during program execution, a transient condition occurs. The PA register is immediately initialized to 0FH. The PC, however, is not reset to 0H until one instruction cycle later. For example, if PC is 1AH when a reset pulse is generated, the instruction at 0F1AH is executed, followed by the instruction at 0F00H.

After a reset, approximately 13 msec is needed before program execution proceeds (assuming fxx = 455 kHz ceramic oscillation).

Upon initialization, registers are set as follows:

- PC register to 0 in next instruction cycle
- PA and PB registers to 0FH (15th page)
- SF and SL registers to 1
- HL registers to unknown state
- All internal/external output pins (P3.0-P3.3, P2.1-P2.6, P2.9, P2.10, P2.12 and P2.13 except P2.0/REM) to low.




Figure 2-17. S3C1850's Power-on Reset Circuit






Figure 2-18. Auto Reset Block Diagram

OSC DIVIDE OPTION CIRCUIT

The OSC Divide Option Circuit provides a maximum 1MHz fxx system clock. f_{OSC} which is generated in oscillation circuit is divided eight or non-divide in this circuit to produce fxx. This dividing ratio will be chosen by mask option. (See Figure 2-19)

f_{OSC}: Oscillator clock

fxx : System clock (f_{OSC} or f_{OSC} /8)

 f_{CPU} : CPU clock ($f_{CPU} = f_{XX}/6$)

1 instruction cycle clock




Figure 2-19. S3C1850 OSC Divide Option Circuit



PACKAGE DIMENSIONS




Figure 2-20. 24-SOP-375



ELECTRICAL CURVES




Figure 2-21. I_{OL1} vs V_O (Port 2.0)






Figure 2-22. I_{OL1} vs V_O (Port 2.1-2.3)






Figure 2-23. I_{OL1} vs V_O (Port 3.0-3.3)



5. INSTRUCTION SET

INSTRUCTION SET DESCRIPTION

Abbreviations and symbols table specifies internal architecture, instruction operand and operational symbols.

As mentioned before, JP and CALL instructions are executed normally only when SF is high. If SF is low, the program executes NOP instruction instead of them and sets SF to high. And then, the program executes a next instruction. In addition, JPL and CALL are long jump and long call instructions which consists of PAGE and JP/CALL instructions.

Symbol	Description	Symbol	Description
L	L register (4 bits)	SF	Status Flag
А	Accumulator (4 bits)	P3	P4-output
(L)	The contents of the L register	P0	P0 input (4 bits)
(A)	The contents of the accumulator	D	Any binary number
SL	Status latch (1 bit)	DST	Destination operand
PB	Page buffer register (4 bits)	С	Carry Flag
PA	Page address register (4bits)	SRC	Source operand
P2	P2-output	REG	Register
PC	Program counter	\leftarrow	Transfer
SR	Stack register	+	Addition or increment by 1
Н	H register	≤	Equal or less than
М	RAM addressed by H and L registers	()	The complement of the contents
(H)	The contents of the H register	@	Indirect register address prefix
M (H,L)	The contents of the RAM addressed by H,L	#n	Constant n (immediate 3or 4-bit data)
b	Bit address of the RAM [(H,L)] addressed by H,L	\leftrightarrow	Is exchanged with
≠	Not equal to	-	Subtract or decrement by 1

Table 5-1.	Abbreviations	and S	ymbols
------------	---------------	-------	--------



Mnemonic	Operand	Description
MOV Instructions		
MOV	L,A	Move A to register L
MOV	A,L	Move L register to A
MOV	@HL,A	Move A to indirect data memory
MOV	A,@HL	Move indirect data memory to A
MOV	L,@HL	Move indirect data memory to register L
MOV	@HL+,A	Move A to indirect data memory and increment register L
MOV	@HL-,A	Move A to indirect data memory and decrement register L
MOV	L,#n	Move immediate data to register L
MOV	H,#n	Move immediate data to register H
MOV	@HL+,#n	Move immediate data to indirect data memory and increment register L
MOVZ	@HL,Å	Move A to indirect data memory and clear A
XCH	@HL,A	Exchange A with indirect data memory
PAGE	#n	Set PB register to n
Program Control I	nstructions	
CPNE	@HL,A	Compare A to indirect data memory and set SF if not equal
CPNZ	@HL	Set SF if indirect data memory
CPNE	L,A	Compare A to register L, set SF and SL if not equal
CPNE	L,#n	Compare immediate data to register L and set SF if not equal
CPLE	A,@HL	Set SF if A is less than or equal to indirect data memory
CPNZ	P0	Set SF if A is less than or equal to indirect data memory
CPBT	@HL,b	Test indirect data memory bit and set SF if indirect bit is one
JP	dst	
CALL	dst	Jump if SF flag is set Call subroutine if SF is set
RET	usi	Return from subroutine
I/O Instructions		Return from subroutine
		0
SETB	P2.(L)	Set bit
CLRB	P2.(L)	Clear bit
IN	A,P0	Input P0 to A
OUT	P3,@SL+A	Output A to P4-PLA output port
Logical Instruction		
NOTI	A	Complement A and increment A
NOT	Н	Complement MSB of H register
CLR	A	Clear
Arithmetic Instruc		
ADDS	A,@HL	Add indirect data memory to A
ADDS	A,#n	Add immediate data to A
SUBS	A,@HL	Subtract A from indirect data memory
INCS	A,@HL	Increment indirect data memory and load the result in A
INCS	L	Increment register L
INCS	А	Increment A
DECS	A	Decrement A
DECS	A,@HL	Decrement indirect data memory and load the result in A
DECS	L	Decrement register L
Bit Manipulation I	nstruction	
SETB	@HL.b	Set indirect data memory bit
CLRB	@HL.b	Clear indirect data memory bit
-		•

Table 5-2. Instruction Set Summary



Nibble	(Hex)					Lower	Nibble (Hex) —				-			
0	1	2	3	4	5	6	7	8	9	Α	в	С	D	Е	
CPNE		CPNE			INCS	ADDS			NOT	OUT		CLRB			Π
@HL,A PAGE #n	A,@HL	L,A	@HL,A	L	L	A,@HL	A,@HL	A,P0	H	P3,@SL+A		P2.(L)	P2.(L)	P0	L
MOV L,A	MOV A,@HL	MOV L,@HL	MOV A,L	MOV @HL-,A	MOV @HL+,A	MOVZ @HL,A	MOV @HL,A	MOV H,#n				• • • • • • • •			
SETB @HL.b			····· ►	CLRB @HL.b			····· Þ	CPBT @HL.b			····Þ	SUBS A,@HL	NOTI A	INCS A,@HL	
MOV L,#n															
								CPNE L.#n				• • • • • • • •			
MOV @HL+#N INCS A	ADDS A,#n		·····	·····			DECS	ADDS A,#n			·····			·····►	 (
JP															
JP															
JP											•••••			•••••	
JP											•••••		•••••	•••••	
CALL		· • • • • • • • • •									•••••			•••••	· · ·
CALL															
CALL			·····												
CALL															

Figure 5-1. KS51 Opcode Map



MOV L,A

Binary Code:	0010	0000			
Description:	The contents of the accumulator are moved to register L. The contents of the source operand are not affected.				
Operation:	$(L) \gets (A)$				
Flags:	SF : Set to one SL : Unaffected				
Example:	CLR	А	; Clear the contents of A		
	MOV	L,A	; Move 0H to REG L		

MOV A,L

Binary Code:	0010	0011				
Description:		The contents of register L are moved to the accumulator. The contents of the source operand are not affected.				
Operation:	$(A) \leftarrow (L)$					
Flags:		SF : Set to one SL : Unaffected				
Example:	MOV	L,#3H	; Move 3H to REG L			
	MOV	A,L	; Move 0H to A			

MOV @HL,A

Binary Code:	0010	0111			
Description:	The contents of the accumulator are moved to the data memory whose address is specified by registers H and L. The contents of the source operand are not affected.				
Operation:	$M\left[(H,L)\right]\leftarrow(A)$				
Flags:	SF : Set to one SL : Unaffected				
Example:	CLR	А	; Clear the contents of A		
	MOV	H,#0H	; Move 0H to REG H		
	MOV	L,#3H	; Move 3H to REG L		
	MOV	@HL,A	; Move 0H to RAM address 03H		



MOV A,@HL

Binary Code:	0010	0001			
Description:	The contents of the data memory addressed by registers H and L are moved to accumulator. The contents of the source operand are not affected.				
Operation:	$(A) \gets M [$	(H,L)]			
Flags:	SF : Set to SL : Unaff				
Example:			Assume HL contains 04H		
	MOV	A,@HL	; Move contents of RAM addressed 04H to A		

MOV L,@HL

Binary Code:	0010	0010				
Description:		The contents of the data memory addressed by registers H and L are moved to register L. The contents of the source operand are not affected.				
Operation:	$(L) \gets M [$	$(L) \leftarrow M[(H,L)]$				
Flags:		SF : Set to one SL : Unaffected				
Example:			Assume HI contains 04H			
	MOV	L,@HL	; Move contents of RAM address 4H to REG L			
	CPNE	L,#5H	; Compare 5H to REG L values			
	JP	XX	; jump to XX if REG L value is not 5H			
	JP	ΥY	; Jump to YY if REG L value is 5H			

MOV @HL+,A

Binary Code:	0010	0101					
Description:	H,L; L register	The contents of the accumulator are moved to the data memory addressed by registers H,L; L register contents are incremented by one. The contents of the source operand are not affected.					
Operation:	M [(H,L)]	$M [(H,L)] \leftarrow (A), L \leftarrow L + 1$					
Flags:		SF : Set if carry occurs; cleared otherwise SL : Unaffected					
Example:	MOV	H,#0H					
	MOV	L,#0FH					
	CLR	А					
	MOV	@HL+A	; Move 0H to RAM address 0FH and increment REG L value by one				
	JP	PRT	; jump to PRT, since there is a carry from increment				



MOV @HL-A

Binary Code:	0010	0100					
Description:	L register	ne contents of accumulator are moved to the data memory addressed by registers H,L; register contents are decremented by one. The contents of the source operand are not affected.					
Operation:	M [(H,L)] ∢	M [(H,L)] ← (A), L ← L - 1					
Flags:	SF : Set if no borrow; cleared otherwise SL : Unaffected						
Example:	MOV	Н,#0Н					
	MOV	L,#3H					
	CLR	A					
	MOV	@HL-,A					
	JP	ABC					

MOV L,#N

Binary Code:	0100	dddd				
Description:		The 4-bit value specified by n (data) is loaded into register L. The contents of the source operand are not affected.				
Operation:	(L) ← #n	$(L) \leftarrow \#n$				
Flags:	SF : Set to one SL : Unaffected					
Example:	MOV	L,#8H	; 8H is moved to REG L			

MOV H,#n

Binary Code:	0010	1 d d d				
Description:			ified by n (data) is moved to register H. source operand are not affected.			
Operation:	$(H) \gets \#n$	$(H) \leftarrow \#n$				
Flags:	SF : Set to one SL : Unaffected					
Example:	MOV	H,#4H	; 4H is moved into REG H			



MOV @HL+,#n

Binary Code:	0110	d d d d	
Description:	L register	contents are inc	by n (data) is moved to data memory addressed by registers H,L; cremented by one. se operand are not affected.
Operation:	M [(H,L)]	\leftarrow #n, L \leftarrow L + 1	1
Flags:	SF : Set t SL : Unaf		
Example:	MOV	H,#0H	
	MOV	L,#7H	
	MOV	@HL+,#9H	; Move 9H to RAM address 07H and increment REG L value by one, then REG L contains 8H

MOVZ @HL,A

Binary Code:	0010	0110		
Description:	The contents of the accumulator are moved to the data memory addressed by registers H,L; accumulator contents are cleared to zero.			
Operation:	M [(H,L)] ·	$\leftarrow (A), (A) \leftarrow 0$		
Flags:	SF : Set to SL : Unaf			
Example:	MOV	L,#3H		
	MOV	A,L		
	MOVZ	@HL,A	; Move 3H to indirect RAM and clear A to zero	
	MOV	L,A	; Move 0H to REG L	
	SETB	P2.(L)	; Set P2.0 to 1	

XCH @HL,A

Binary Code:	0000	0011	
Description:		uction exchange accumulator co	s the contents of the data memory addressed by registers H and ntents.
Operation:	M [(H,L)]	\leftrightarrow (A)	
Flags:	SF : Set t SL : Unaf		
Example:	MOV	H,#0H	
	MOV	L,#6H	
	CLR	A	; Clear A to zero
	ADDS	A,#5H	; Add 5H to A
	XCH	@HL,A	; Exchange 5H with contents of RAM address 06H



PAGE #n

Binary Code:	0001	dddd		
Description:	The immediate 4-bit value specified by n (data) is loaded into the PB register.			
Operation:	$(PB) \leftarrow \#r$	ו		
Flags:	SF : Set to SL : Unaff			
Example:	PAGE	#3H	; Move 3H to page buffer	
	JP	AN	; Jump to label AN located at page 3 if SF is one; otherwise, it is skipped	

Binary Code:	0000	0000	
Description:	appropriat	e flag is set if th	tor are compared to the contents of indirect data memory; an eir values are not equal. ands are unaffected by the comparison.
Operation:	M [(H,L)] <i>∓</i>	± (A)	
Flags:	SF : Set if SL : Unaff	not equal, clear ected	red otherwise
Example:	CLR	А	
	ADDS	A,#3H	
	MOV	H,#0H	
	MOV	L,#6H	
	CPNE	@HL,A	; Acc value 3H is compared to contents of RAM address 06H
	JP	OA	; Jump to OA if values of RAM address 06H are not 3h
	JP	OB	; Jump to OB if values of RAM address 06H are 3H



CPNZ @HL

Binary Code:	0011	1111	
Description:	appropriat memory a	e flag is set i re not zero.	res the magnitude of indirect data memory with zero, and the f their values are not equal, i.e., if the contents of indirect data and are unaffected by the comparison.
Operation:	M [(H,L)] ;	≠ 0	
Flags:	SF : Set if SL : Unaff	,	ared otherwise
Example:			Assume the contents of RAM address are 4H
	CPNZ	@HL	; Compare 4H with zero
	JP	EQ	; Jump to EQ because the result is not equal
	JP	WAIT	

CPNE L,A

Binary Code:	0000	0010		
Description:	The contents of the accumulator are compared to the contents of register L; the appropriate flags are set if their values are not equal. The contents of both operands are unaffected by the comparison.			
Operation:	(L) ≠ (A)			
Flags:		f not equal, clea f not equal, clea		
Example:			Assume REG L contains 5H, A contains 4H	
	CPNE	L,A	; Compare A to REG L values	
	JP	K1	; Jump to K1 because the result is not equal	
	JP	K2		



CPNE L,#n

Binary Code:	0101	dddd	
Description:	sets an ap	opropriate fla	are the immediate 4 bit data n with the contents of register L, and ag if their values are not equal. Operands are unaffected by the comparison.
Operation:	(L) ≠ #n		
Flags:	SF : Set if SL : Unaf	•	cleared otherwise
Example:	CLR	А	
	ADDS	A,#4H	
	MOV	L,A	
	CPNE	L,#5H	; Compare immediate data 5H to REG L values
	JP	K3	; Jump to K3 because the result is not equal

CPNE A,@HL

Binary Code:	0000	0001	
Description:	Appropriat contents c	e flags are set i f indirect data n	ata memory are compared to the contents of the accumulator. f the contents of the accumulator are less than or equal to the nemory. ands are unaffected by the comparison.
Operation:	(A) ≤ M [(H	H,L)]	
Flags:	SF : Set if SL : Unaff		ual to, cleared otherwise
Example:			Assume RAM address holds 8H
	CPLE	A,@HL	; Compare 8H to A values
	JP	MAR	; Jump to MAR if $0H \le A \le 8H$
	JP	BPR	; Jump to BPR if $9H \le A \le 0FH$



CPNZ P0

Binary Code:	0000	1110	
Description:	values are	e not equal, i.e.	s the contents of Port 0 with zero. Appropriate flags are set if their , if the contents of Port 0 are not zero. and are unaffected by the comparison.
Operation:	(P0) ≠ 0		
Flags:	SF : Set if SL : Unaff	not zero, clear ected	red otherwise
Example:	MOV	L,#0DH	
	CLRB	P2.(L)	; Clear P2.13, i.e., select P0 input
	CPNZ	P0	; Compare P0 to zero
	JP	KEYIN	; Jump to KEYIN if P0 \neq 0
	JP	NOKEY	; Jump to NOKEY if $P0 = 0$

CPBT @HL,b

Binary Code:	0011	1 0 d d	
Description:			memory bit and sets appropriate flags if the bit value is one. are unaffected by the test.
Operation:	M [(H,L)] =	= 1	
Flags:	SF : Set if SL : Unaff	one, cleared ot ected	herwise
Example:	MOV	H,#0H	
	MOV	L,#0BH	
	CPBT	@HL,3	; Test RAM address 0BH bit 3
	JP	Q1	; Jump to Q1 if RAM address bit 3 is 1
	JP	Q2	; Jump to Q2 if RAM address bit 3 is 0



JP dst

Binary Code:	1 0 d d	dddd		
Description:	The JP transfers program control to the destination address if the SF is one. The conditional jump replaces the contents of the program counter with the address indicated and transfers control to that location. Had the SF flag not been set, control would have proceeded with the next instruction.			
Operation:	If SF = 1 ; PC \leftarrow (W), PA \leftarrow PB			
Flags:	SF : Set to one SL : Unaffected			
Example:	JP	SUTIN1	; This instruction will cause program execution to branch to the instruction at label SUTIN; SUTIN1 must be within the current page	

CALL dst

Binary Code:	1 1 d d	dddd		
Description:	If the SF flag is set to 1, this instruction calls a subroutine located at the indicated address, and then pushes the current contents of the program counter to the top of the stack. The program counter value used is the address of the first instruction following the CALL ins. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure, the return (RET) instruction can be used to return to the original program flow.			
Operation:	If SF = 1 ;		C + 1, PSRi ← PA V), PA ← PB	
Flags:	SF : Set to SL : Unaff			
Example:	CALL	ACD1	; CALL subroutine located at the label ACD1 where ACD1 must be within the current page	

RET

Binary Code:	0000 1111	
Description:	of a procedure entered by a the stack pointer are poppe	used to return to the previously executing procedure at the end a CALL instruction. The contents of the location addressed by ad into the program counter. The next statement executed is that ents of the program counter.
Operation:	$PC \leftarrow Sri, PB \leftarrow PSRi$ $PA \leftarrow PB$	
Flags:	SF : Set to one SL : Unaffected	
Example:	RET	; Return from subroutine



SETB P2.(L)

Binary Code:	0000 1101
Description:	This instruction sets the Port 2 bit addressed by register L without affecting any other bits in the destination.
Operation:	P2.(L) ← 1
Flags:	SF : Set to one SL : Unaffected
Example:	MOV L,#0H
	SETB P2.(L) ; Set P2.0 to 1

CLRB P2.(L)

Binary Code:	0000 1100			
Description:	This instruction clears the Port 2 bit addressed by register L without affecting any other bits in the destination.			
Operation:	$P2.(L) \leftarrow 0$			
Flags:	SF : Set to one SL : Unaffected			
Example:	MOV L,#0H			
	CLRB P2.(L) ; Clear P2.0 to 0			

IN A,P0

Binary Code:	0000	1000		
Description:	Data present on Port n is transferred (read) to the accumulator.			
Operation:	(A) ← (Pn) (n = 0,1)			
Flags:	SF : Set to one SL : Unaffected			
Example:	IN	A,P0	; Input port 0 data to Acc	
	MOV	L,A		
	CPNE	L,#3H		
	JP	OX	; Jump to OX if port 0 data \neq 3H	
	JP	QP	; Jump to QP if port 0 data = 3H	



OUT P3,@SL+A

Binary Code:	0000	1010		
Description:	The contents of the accumulator and SL are transferred to the P3 Output register.			
Operation:	(P3 Output register) \leftarrow (A) + (SL)			
Flags:	SF : Set to one SL : Unaffected			
Example:	CLR	A		
	OUT	P3,@SL+A ; Zero output on port 3		

NOTI A

Binary Code:	0011	1101	
Description:	The contents of the accumulator are complemented; all 1 bits are changed to 0, and vice- versa, and then incremented by one.		
Operation:	$(A) \leftarrow (A), \ (A) \leftarrow (A) + 1$		
Flags:	SF : Set if the result is zero, cleared otherwise SL : Unaffected		
Example:	CLR	А	
	ADDS	A,#7H	
	NOTI	A	; Complement 7H (0111B) and increment the result by one; the instruction NOTI A then leaves 9H (1001B) in A



NOT H

Binary Code:	0000	1001	
Description:	The MSB	of register I	H is complemented,
Operation:	$(H) \gets (H)$		
Flags:	SF : Set to SL : Unaff		
Example:	MOV	H,#4H	
	NOT	Н	; Complement 4H (100B), then it leaves 00H (000B) in REG H

CLR A

Binary Code:	0111 111	1
Description:	The contents of th	e accumulator are cleared to zero (all bits set on zero).
Operation:	$(A) \leftarrow 0$	
Flags:	SF : Set to one SL : Unaffected	
Example:	CLR A	; A value are cleared to zero

ADDS A,@HL

Binary Code:	0000	0110	
Description:	accumulat	tor.	of indirect data memory to accumulator, leaving the result in the e operand are unaffected.
Operation:	(A) ← M [(H,L)] + (A)	
Flags:	SF : Set if SL : Unaff	•	d, cleared otherwise
Example:			Assume RAM address holds 5H
	CLR	А	; Clear A to zero
	ADDS	A,@HL	; This instruction will leaves 5H in A



ADDS A,#n

Binary Code:	0111 dddd			
Description:	The specified 4-bit data n is added to the accumulator and the sum is stored in the accumulator.			
Operation:	$(A) \leftarrow (A) + \#n$			
Flags:	SF : Set if a carry occurred, cleared otherwise SL : Unaffected			
Example:	CLR	А	; Clear A to zero	
	ADDS	A,#4H	; Add 4H to A, it leaves 4H in A	

SUBS A,@HL

Binary Code:	0011	1100	
Description:	leaving th	e result in the	tents of accumulator from the contents of indirect data memory, accumulator. operand are unaffected.
Operation:	$(A) \gets M [$	(H,L)] - (A)	
Flags:	SF : Set if SL : Unaff		curred, cleared otherwise
Example:			Assume RAM address holds 0CH
	MOV	L,#8H	
	MOV	A,L	
	SUBS	A,@HL	; Subtract A from 0CH; it will leave 4H in A

INCS A,@HL

Binary Code:	0011	1110		
Description:	The contents of indirect data memory are incremented by one and the result is loaded into the accumulator. The contents of indirect data memory are unaffected.			
Operation:	$(A) \gets M \ [(A)$	(H,L)] + 1		
Flags:	SF : Set if SL : Unaff	•	ed, cleared otherwise	
Example:			Assume RAM address holds 6H	
	CLR	А	; Clear A to zero	
	INCS	A,@HL	; Increment 6H by one and leave 7H in A	



INCS L

Binary Code:	0000	0101	
Description:	The conte	nts of the L	register are incremented by one.
Operation:	$(L) \leftarrow (L)$	+ 1	
Flags:	SF : Set if SL : Unaff		curred, cleared otherwise
Example:	MOV	L,#5H	
	INCS	L	; Increment REG L value 5H by one

INCS A

Binary Code:	0111	0000		
Description:	The contents of the accumulator are incremented by one.			
Operation:	$(A) \leftarrow (A) + 1$			
Flags:	SF : Set if SL : Unaff		occurred, cleared otherwise	
Example:	MOV	L,#5H		
	MOV	A,L		
	INCS	А	; Increment 5H by one	

DECS A

Binary Code:	0111	0111			
Description:	The contents of the accumulator are decremented by one.				
Operation:	$(A) \leftarrow (A) - 1$				
Flags:	SF : Set if a SL : Unaffe		d, cleared otherwise		
Example:	MOV	L,#0BH			
	MOV	A,L			
	DECS	А	; The instruction leaves the value 0AH in A		



DECS	A,@HL	

Binary Code:	0000	0111	
Description:	one and the	ne result is	data memory addressed by the H and L registers are decremented by loaded in the accumulator. lata memory are not affected.
Operation:	(A) ← M [(H,L)] - 1	
Flags:	SF : Set if SL : Unaff		curred, cleared otherwise
Example:			Assume RAM address holds 5h
	MOV	L,#0AH	
	MOV	A,L	
	DECS	A,@HL	; Decrement the value 5H by one, and the result value 4H is loaded in A

DECS L

Binary Code:	0000	0100	
Description:	The conte	nts of the L	register are decremented by one.
Operation:	$(L) \leftarrow (L)$	· 1	
Flags:	SF : Set if SL : Unaff		occurred, cleared otherwise
Example:	MOV	L,#3H	
	DECS	L	; This instruction leaves the value 2H in REG L

SETB @HL,b

Binary Code:	0011	0 0 d d	
Description:		tion sets indirection sets indirection sets in the sets in the sets in the sets in the set of the s	t data memory bit addressed by registers H and L without the destination.
Operation:	$b \leftarrow 1$ (b =	0,1,2,3)	
Flags:	SF : Set to SL : Unaffe		
Example:	MOV	H,#0H	
	MOV	L,#5H	
	SETB	@HL.2	; Set RAM address 05H bit 2 to 1



DECS A,@HL

Binary Code:	0011	0 1 d d	
Description:			e indirect data memory bit addressed by registers H and L without the destination.
Operation:	b ← 1 (b	= 0,1,2,3)	
Flags:	SF : Set t SL : Unaf		
Example:	MOV	H,#0H	
	MOV	L,#5H	
	CLRB	@HL.3	; Clear RAM address 05H bit 3 to zero



6. DEVELOPMENT TOOLS

SMDS

The Samsung Microcontroller Development System, SMDS is a complete PC-based development environment for S3C1840/C1850/C1860 microcontroller. The SMDS is powerful, reliable, and portable. The SMDS tool set includes a versatile debugging utility, trace with built-in logic analyzer, and performance measurement applications.

Its window-oriented program development structure makes SMDS easy to use. SMDS has three components:

- IBM PC- compatible SMDS software, all device-specific development files, and the SAMA assembler.
- Development system kit including main board, personality board, SMDS manual, and target board adapter, if required.
- Device-specific target board.

SMDS PRODUCT VERSIONS

As of the date of this publication, two versions of the SMDS are being supported:

- SMDS Version 4.8 (S/W) and SMDS Version 3.6 (H/W); last release: January, 1994.
- SMDS2 Version 5.3 (S/W) and SMDS2 Version 1.3 (H/W); last release: November, 1995.

The new SMDS2 Version 1.3 is intended to replace the older Version 3.6 SMDS. The SMDS2 contains many enhancements to both hardware and software. These development systems are also supported by the personality boards of Samsung's microcontroller series: S3C1, S3C7, and S3C8.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format.


Compiled program code includes the object code that is used for ROM data and required SMDS program control data. To compile programs, SAMA requires a source file and an auxiliary definition (DEF) file with device-specific information.

TARGET BOARDS AND PIGGYBACKS

Target boards are available for S3C1840/C1850/C1860 microcontroller. All required target system cables and adapters are included with the device-specific target board.

Piggyback chips are provided to customers in limited quantities for S3C1840/C1850 microcontroller. The S3C1840/C1850 piggyback chips, PB51840-20 and PB51840/51850-24 are now available.





PB51840-20 is 20 DIP piggyback chip for 20 DIP, 20 SOP package device of S3C1840 microcontroller. PB51840/51850-24 is 24DIP piggyback chip for 24 SOP package device of S3C1840/C1850 microcontroller.

Figure 6-1. SMDS Product Configuration (SMDS2)



TB51840/51850A TARGET BOARD

The TB51840/51850A target board is used for the S3C1840/C1850/C1860 microcontroller. It is supported by the SMDS2 development system only.




Figure 6-2. TB51840/51850A Target Board Configuration



'To User_Vcc' Settings	Operating Mode	Comments
To User_Vcc OFF OOO ON	Vcc Vcc SMDS2	The SMDS2 supplies V _{CC} to the target board (evaluation chip) and the target system.
To User_Vcc OFF	TB51840/ 51850A Vcc → Vcc → Vcc → Vss → System	The SMDS2 supplies V _{CC} only to the target board (evaluation chip). The target system must have its own power supply.

Table 6-1. Power Selection Settings for TB51840/51950A

LED 2.0-LED 2.6:

These LEDs are used to display value of the P2.0-P2.6. It will be turn on, if the value is Low.

P2 Option Switch:

Switch ON: You can see the port value using the LED display. Switch OFF: You can't see the port value. That is, the LED won't be turn ON by the port value.






Figure 6-3. 24 DIP Socket for TB51840/51850A (S3C1840/C1850, 24 SOP)




Figure 6-4. TB51840/51850A Cable for 24 DIP Package






Figure 6-5. 20 DIP Socket for TB51840A (S3C1840/C1860, 20 DIP, 20 SOP)




Figure 6-6. TB51840A Cable for 20 DIP Package



7. REMOTE CONTROL Tx. APPLICATION NOTE

DESCRIPTION OF THE S3C1840/C1850/C1860 MCUS

The S3C1840/C1850/C1860 4-bit single-chip CMOS microcontroller is designed using the reliable SMCS-51 CPU core with on-chip ROM and RAM. An auto-reset circuit generates a RESET pulse in regular intervals, and can be used to initiate a Halt mode release. The S3C1840/C1850/C1860 microcontroller is intended for use in small system control applications that require a low-power and cost-sensitive design solution. In addition, the S3C1840/C1850/C1860 has been optimized for remote control transmitters.

FEATURES

Feature	S3C1840	S3C1850	S3C1860
ROM	1024 bytes	1024 bytes	1024 bytes
RAM	32 x 4 bits	32 x 4 bits	32 x 4 bits
Carrier frequency	fxx/12, fxx/8, no carrier	fxx/12, fxx/8, no carrier	fxx/12, fxx/8, no carrier
Operating voltage	250 kHz ≤ f _{OSC} ≤ 3.9 MHz 1.8 V to 3.6 V, 3.9 MHz < f _{OSC} < 6 MHz 2.2 V to 3.6 V	250 kHz ≤ f _{OSC} ≤ 3.9MHz 1.8 V to 3.6 V, 3.9 MHz < f _{OSC} < 6 MHz 2.2 V to 3.6 V	$\begin{array}{l} 250 \text{ kHz} \leq f_{OSC} \leq 3.9 \text{ MHz} \\ 1.8 \text{ V to } 3.6 \text{ V}, \\ 3.9 \text{ MHz} < f_{OSC} < 6 \text{ MHz} \\ 2.2 \text{ V to } 3.6 \text{ V} \end{array}$
Low-Level Output Current P2.0 (IOL1)	Typ. 3.0mA (at VO=0.4V)	Typ. 210mA (at VO=0.4V) Typ. 260mA (at VO=0.5V)	Typ. 280mA (at VO=0.4V) Typ. 320mA (at VO=0.5V)
Package	24 SOP, 20 SOP/DIP	24 SOP	20 SOP/DIP
Piggyback	0	0	x
ОТР	x	x	O (S3P1860:divide-8 only)
Tr. for I.R.LED drive	x	Built-in	Built-in
Power on reset circuit	Built-in	Built-in	x
Oscillation Start and reset circuit (OSR)	x	x	Built-in

Table 7-1. S3C1840/C1850/C1860 Features

Table 7-2. S3C1840/C1850/C1860 Package Types (note)

ltem	24 pins	20 pins
Package	24 SOP-375	20 DIP-300A 20 SOP-300 20 SOP-375

NOTE : The S3C1850 has 24 pin package type only and S3C1860/S3P1860 has 20 pin package type only.



Table 7-3.	S3C1840/C1850/C1860 Functions
------------	-------------------------------

	Description
Automatic reset by Halt mode release	When Halt mode is released, the chip is reset after an oscillator stabilization interval of 9 ms. (fxx = 455 kHz)
Output pin state retention function	When the system enters Halt Mode, P3.0-P3.3, P2.0, and P2.2-P2.5 go low level in 24 pins. P3.0-P3.3, P2.0, and P2.2-P2.4 go low level in 20 pins. But the P2.0 is floating state in S3C1850/C1860. (NOTE)
Auto-reset	With oscillation on and with no change to the IP2.0 output pin, a reset is activated every 288 ms at fxx = 455 kHz .
Osc. Stabilization time	CPU instructions are executed after oscillation stabilization time has elapsed.
Other functions	Carrier frequency generator. Halt wake-up function.

NOTE : The S3C1850 has 24 pin package type only and S3C1860 has 20 pin package type only.

RESET


The S3C1840/C1850 has three kinds of reset operations:

- POR (Power-On Reset)
- Auto-reset
- Automatic reset by Halt release

The S3C1860 has three kinds of reset operations;

- OSR (Oscillation Start and Reset)
- Auto-reset
- Automatic reset by Halt release

Power-On Reset Circuits






Figure 7-1. Power-On Reset Circuits



Auto-Reset

The auto-reset function resets the CPU every 131,072 oscillator cycles (288 ms at fxx = 455 kHz). The auto-reset counter is cleared when a rising edge is detected at IP2.0, or by a HALT or RESET pulse.




Figure 7-2. Auto-Reset Counter Function

NOTE : The OSR(Oscillation Start and reset) is not implemented for the S3C1840/C1850.



Automatic Reset by Halt Mode Release

This function resets the CPU by releasing Halt mode. The CPU is reset to its initial operating status and program execution starts from the reset address.

Halt Mode and Automatic Reset by Halt Release

Halt mode is used to reduce power consumption by stopping the oscillation and holding the internal state. Halt mode can be entered by forcing IP2.12 to high level (remaining input pins are non-active).

Before entering Halt mode, programmer should pre-set all key strobe output pins to active state even though Halt mode causes some pins to remain active.

For the 24 pins, P3.0-P3.3, P2.0, P2.2- P2.4, and P2.5 are sent low and for 20 pins, P3.0-P3.3, P2.0, P2.2-P2.4 are sent low, but the P2.0 is floating state in S3C1850/C1860.. Forcing any key input port to active state causes the clock oscillation logic to start system initialization.

At this time, the system is reset after the oscillation stabilization time elapses. A system reset causes program execution to start from address 0F00H.




Figure 7-3. Reset Timing Diagram



HALT mode programming

The S3C1840/C1850/C1860 can enter Halt mode by setting the IP2.12 pin to high level and forcing P0 and P1 input to a normal state. If IP 2.12 is high and any input is active, the chip cannot enter Halt mode. Therefore, the next instruction is executed, which must be a clear command for IP2.12.

	MOV	L,#5		
KEYO	LO	CLRB P2.(L)	;	P2.5,4,3,2, ← Low
	DECS	L		
	CPNE	L,#1		
	JP	KEYOLO		
	CLR	A	; /	Acc. ← #0h
	OUT	P3,@SL+A	;	P3.0,1,2,3, ← Low
	MOV	L,#0DH		
	CLRB	P2.(L)	; ;	Select the P0 input
	IN	A,P0		
	INCS	A	;	P0 input check
	JP	.+2		
	JP	KEYCHK	;	If any key pressed in P0, jump to KEYCHK routine
	SETB	P2.(L)	; ;	Select the P1 input
timea	IN	A,P0		
	INCS	A	;	P1 input check
	JP	+ 2		
timeb	JP	KEYCHK	;	If any key pressed in P1, jump to KEYCHK routine
	MOV	L,#0CH	;	No key pressed
	SETB	P2.(L)	;	Halt mode

; When no key is pressed, the chip enters Halt mode. Pressing any key while in Halt mode causes the chip to be initialized and restarted from the reset address.

; If any key is pressed between time A and time B, the following instruction is executed.

MOV L,#0CH	; These two instructions remove the condition of re-entering
CLRB P2,(L)	; Halt mode.



RESET and HALT Logic Diagram




Figure 7-4. RESET and HALT Logic Diagram



OUTPUT PIN DESCRIPTION

Indicator LED Drive Output

To drive the indicator LED, the programmer should use P2.1 of the S3C1840/C1850/C1860 (which have higher current drive capability than other pins) in order to retain the pre-programmed status during Halt mode. Be careful to turn on the LED when a reset signal is generated. Because a reset signal sends all of the internal and external output pins to low level, the programmer must set LED output P2.1 to high state using a reset subroutine.




Figure 7-5. LED Drive Output Circuit

Strobe Output Option

To active the optional strobe output function for TV and VCR remocon applications, the programmer must use the option selection strobe output pin (P2.6).

This pin has lower current drive capability than other pins and retain the pre-programmed status while in Halt mode. Be careful to turn on the option strobe output pin when a reset signal is generated. Because the reset sends all internal and external output pins to low level, the option strobe output pin should always be non-active state (H-Z). The pin should be active only when you are checking option status to reduce current consumption.

Table 7-4. Strobe Output Option

Pin usage	Key Output	LED Drive	Option Selection
P3.0-P3.3, P2.2-P2.5	00	Х	Х
P2.1	0	00	0
P2.6	0	0	00

NOTE: X = not allowed

0 = good

00 = better



Output Pin Circuit Type




Figure 7-6. Output Pin Circuits



Soft Ware Delay Routine

To obtain a constant time value, the S3C1840/C1850/C1860 use a software delay routine (there is not an internal timer interrupt). One instruction cycle is six oscillator clocks. Using a ceramic resonator with a constant frequency, you can calculate the time delay as follows:

t = 6/fxx Number of Instructions Where t: Elapsed time and fxx: System clock.

Programming Tip

To program a 1-ms delay: 1 ms = 6/455 kHz x n, where fxx = 455 kHz Therefore, n = 75.8 = 76 instructions

DLY1MS	CLR	А		
	ADDS	A,#0BH	;	Two instructions
DLY	MOV	H,#0	;	Dummy instruction
	MOV	H,#0	;	Dummy instruction
	MOV	H,#0	;	Dummy instruction
	MOV	H,#0	;	Dummy instruction
	DECS	A		
	JP	DLY	;	DLY loop: 6 instructions

;2 + (ACC + 1) x instructions in loop = 2 + (11 + 1) x 6 = 74

CLR	A	
CLR	A	; Two instructions.

; Total number of instructions for DLY1MS is 76.

NOTE

In order to lengthen the delay time, you can use an arithmetic instruction combination of L register and Accumulator. The L register causes the address lower pointer to access RAM space and the output port pointer to control the P2 (individual/serial output) port status.

- RAM manipulation instruction: RAM address pointer.

MOV	A,@HL	CPNE @HL,A
ADDS	A,@HL	SETB @HL.b

 P2 output control instruction: P2 pointer. SETB P2.(L) CLRB P2.(L)




PROGRAMMING GUIDELINES

When programming S3C1840/C1850/C1860 microcontroller, please follow the guidelines presented in this subsection.

PCB Artwork


For remote control applications, turning the I.R.LED on and off may cause variations in transmission current ranging from a few hundred μ A to a few hundred mA. This current variation generates overshoot and undershoot noise on the power line, causing a system malfunction.




To reduce noise and to stabilize the chip's operation, we recommend that the application designer reduce overshooting of the I.R.LED drive current and design PCB for the remote controller as follows: (The noise level should be limited to around 0.5 V_{P-P} , where V_{P-P} is the peak-to-peak voltage)

- Oscillation circuit should be located as near as possible to the chip.
- PCB pattern for V_{DD}/V_{SS} should be as wide and short as possible.
- I.R.LED drive TR and I.R.LED should be located as far as possible from the chip.
- Power supply battery and power capacitor should be located as near as possible to the chip.
- The ground pattern of the TEST pin (Ground of I.R.LED drive TR) and V_{SS} pin should be separated and connected directly with the battery terminal.
- The ceramic capacitor (0.1uF or 0.01uF) and power capacitor(over 47uF) is recommended to use noise filter.







Recommended Artwork for S3C1850/C1860

Unacceptable Artwork for S3C1850/C1860



SMDS

When a breakpoint or single-step instruction is executed in area of PAGE and JP or CALL instruction, the JP or CALL may jump to the wrong address, We therefore recommend using a JPL or CALL instruction (instead of PAGE and JP or PAGE and CALL) to avoid this problems. Note that JP and CALL are 2-byte instructions.

Programming Guidelines for Reset Subroutine

- 1. We recommend that you initialize a H register to either "0" or "4"
- 2. Do not write the instructions CALLL (PAGE + CALL) or JPL (PAGE + JP) to the reset address 0F00H. In other words, do not use a PAGE instruction at 0F00H.
- 3. Turn off the LED output pin.
- 4. To reduce current consumption, do not set the option output pin to active state.
- 5. Pre-set the remocon carrier frequency (to fxx/12, fxx/8, and so on) before remocon signal transmission.
- 6. Because the program is initialized by an auto-reset or Halt mode release, even in normal operating state, do not pre-set all RAM data. If necessary, pre-set only the RAM area you need.
- 7. Be careful to control output pin status because some pins are automatically changed to active state.
- 8. To enter Halt mode, the internal port, IP2.12, should be set to high level and all of the input pins should be set to normal state.
- 9. To release Halt mode, an active level signal is supplied to input pins. If pulse width is less than 9 ms at fxx = 455 kHz, nothing happens and program re-enters Halt mode. That is, the external circuit should maintain the input pulse over a 9-ms interval in order to release Halt mode. After Halt mode is released, the hardware is reset. The hardware reset sends all internal and external output pins low (except P2.0 in S3C1850/C1860) and clears the stack to zero. However, H,L and A registers retain their previous status.
- 10. If a rising edge is not generated at IP2.0, reset signal occurs every 288 ms at fxx = 455 kHz. To prevent an auto-reset, IP2.0 should be forced low and then high at regular intervals (within 288 ms at fxx = 455 kHz).



S3C1840 Application Circuit Example




Figure 7-7. S3C1840 Applicatrion Circuit Example



S3C1850 Application Circuit Example




Figure 7-8. S3C1850 Application Circuit Example



S3C1860 Application Circuit Example





Figure 7-9. S3C1860 Application Circuit Example





Program Flowchart (This program is only apply to S3C1840)

Figure 7-10. Program Flowchart 1



S3C1840/C1850 KEYSCAN FUNCTION

Description

This program has an 8 x 9 key matrix, which consists of input P0 and P1 and output P2 and P3. Because pull-up resistors are connected, the normal state for all input pins is high level. The operating method for the keyscan function is as follows:

- All output pins remain active state (= low).
- If key is pressed, set all output pins to non-active state and rotate the pins to set only a pin to active state during debounce time.
- If key is pressed more than one or if no key is pressed, go to reset label.
- If a new key is pressed, reset debounce time, continuous flag, and key-in flag.

RAM Assignment

H register selects #0

ΗL·	_ ──► 00H 01H			05H				09H		
	O_INP0	N_INP0	O_INP1	N_INP1	O_OUTP	N_OUTP	I_TWICE	DEBOCNT	CONKEY	KFLG

- O_INP0: The old value of P0
- N_INP0: The new value of P0
- O_INP1: The old value of P1
- N_INP1: The new value of P1
- O_OUTP: The old value of output port
- N_OUTP: The new value of output port
- I_TWICE: Double number increment
- DEBOCNT: Debounce time
- CONKEY: Continuous key flag
- KFLG: key input flag



Program Flowchart (This program is only apply to S3C1840)





Figure 7-11. Program Flowchart 2





SAMSUNG ELECTRONICS

S3C1840/C1850 Keycheck Subroutine




Figure 7-13. S3C1840/C1850 Keycheck Subroutine



ORG 0F00H

; If reset occurs, PA register is immediately initialized to #0FH

RESET	MOV SETB MOV SETB	L,#1 P2.(L) L,#6 P2.(L)	, , , ,	close indicator LED non-select P2.6
PRTCLR	CLR OUT MOV CLRB DECS CPNE JP	A P3,@SL + A L,#5 P2.(L) L L,#1 3	· · · · · · · · · · · · · · · · · · ·	low all the output ports (except P2.0, P2.1, P2.6)
;;; → input p ;;; → Therefo	orts are conne ore, normal st MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	s ected with pull-up resistor ate \rightarrow high H,#0 L,#O_INP0 @HL+,#0FH L, #O_INP1 @HL+,#0FH L,#O_OUTP @HL+,#0FH L,#DEBOCNT @HL+,#0 L,#CONKEY @HL+,#0 =key input) L,#0DH P2.(L) A,P0 L,A L,#0FH DELAYP0 L,#0DH P2.(L) A,P0 L,A L,#0FH J_MAIN	, , , ,	H register selects file #0 port0 is #0fh port1 is #0fh the strobe out is #0fh debounce count is #0 continuous key is #0
;;; halt mode	, after halt mo MOV SETB CLRB JP	ode release, go to reset L,#0CH P2.(L) P2.(L) RESET	;;	halt mode halt mode release



PRTSET	CLR ADDS OUT MOV SETB DECS CPNE JP RET	A A,#0FH P3,@SL+A L,#5 P2.(L) L L,#1 3	 high all the output ports (P3, P2.2-P2.5) If P2.0 is high, data Tx. and auto reset counter clear
DELAYPO J_MAIN ;	MOV MOV MOV MOV MOV JPL	H #0 H #0 H #0 H #0 H #0 H #0 MAIN	for the match of delay time
;		****	
,	ORG JPL	0000H RESET	
, MAIN	MOV	H,#0	 ; H regisster selects file #0 ; useful when continous pulse Tx.
	CALLL	PRTSET	; high all the output ports
::: initial use	eful variable ir	n main routine	
,,,,	MOV	L,#N_OUTP	; N_OUTP \leftarrow #0
	MOV	@HL+,#0	2
	MOV	L,#1_TWICE	; I_TWICE (double increment) \leftarrow #1
	MOV	@HL+,#1	; KELO : #0 (input key flee)
	MOV MOV	L,#KFLG @HL+,#0	; KFLG ← #0 (input key flag) ;
;; select out	put pin by on	e and one	
STROPE			
STROBE	MOV CPBT	L,#N_OUTP @HL.2	; If N_OUTP.2 is set, go to parall (parallel port)
	JP	PARALL	; otherwise, go to serial (serial port)
SERIAL	MOV	L,@HL	
	INCS		;
	SETB INCS	P2.(L) L	; low P2.2-P2.5
	CLRB	P2.(L)	
	JPL	KEYIN	·
PARALL	MOV	L,#5	; high P2.5
	SETB	P2.(L)	, mgn1 2.0



;;; A ← #0h ;;; A ← A-1_ ;;; output P3	_TWICE	+ I_TWICE	
;;; check dou ;; if a key pro ;; otherwise,	ible key at ea essed, do ado , induce overf		; $A \leftarrow \#0FH$; $A \leftarrow A-I_TWICE$; low port3 ; recover I_TWICE ; I_TWICE \leftarrow I_TWICE + I_TWICE
жеуснек	CLR ADDS CPNE JP ADDS CPNE JP ADDS CPNE JP ADDS CPNE JP ADDS RET	A A,#0FH L,#0EH .+2 A,#1 L,#0DH .+2 A,#2 L,#0BH .+2 A,#3 L,#7 .+2 A,#4	; $A \leftarrow \#0$ fh ; $A \leftarrow \#0$; $A \leftarrow \#1$; $A \leftarrow \#2$; $A \leftarrow \#3$
. **************	*****	****	
. *******	ORG JPL	0100H RESET	
, KEYIN	MOV CLRB	L,#0DH P2.(L)	
;;; select po	rt0 IN MOV CPNE JP JP	A, P0 L,A L,#0FH PORT0 PORT1	; is key pressed in port0 ?
SAMSUN	G		

ELECTRONICS

PORT0	MOV MOV SETB IN MOV CPNE JP	L,#N_INP0 ; @HL,A ; L,#ODH ; P2.(L) ; A,P0 ; L,A ; L,#0FH ; DBKEY ;	setting at N_INP0
	MOV MOV MOV CALLL ADDS	L,#N_INP1 ; @HL+,#0FH ; L,#N_INP0 ; L,@HL ; KEYCHEK ; A,#1 ;	it is double key Only N_INP0 input but N_INP1 is set to #0fh
	JP DECS MOV MOVZ JPL	DBKEY ; A ; L,#N_INP0 ; @HL,A ; DBCOMP	if overflow occurs, it is double key because input value ranges from #0 to #3 N_INP0 \leftarrow A
;;; select por	t1		
PORT1	MOV SETB IN MOV	L,#0DH P2.(L) A,P0 L,A	
	CPNE JP	L,#0FH ; .+3	is key pressed in port 1?
	JPL MOV MOV MOV	NORMAL ; L,#N_INP0 ; @HL+,#0FH ; L,#N_INP1 ;	no key, go to NORMAL setting N_INP0 to #0fh Only N_INP1 input
	MOV MOV CALLL	@HL,A ; L,A ; KEYCHEK	$L \leftarrow N_{INP1}$
	ADDS JP	DBKEY ;	if overflow occurs, go to double key
	DECS	A ;	because input value ranges from #0 to #3
	MOV MOVZ JPL	L,#N_INP1 ; @HL,A DBCOMP	$N_{INP1} \leftarrow A$
;;; if double	key occurs, go	o to reset	

DBKEY JPL RESET

; ;



. *********	****	****	
,	ORG JPL	0200H RESET	
. ************ ,	*****	*****	
;;; compare	for the recog	nition of a new key	
DBCOMP	MOV MOV MOV XCH CPNE JP	H,#N_OUTP A,@HL L,#O_OUTP @HL,A @HL,A FSTKEY	; compare N_OUTP to O_OUTP
	MOV MOV MOV XCH CPNE JP	L,#N_INP0 A,@HL L,#O_INP0 @HL,A @HL,A FSTDLY	; compare N_INP0 to O_INP0
	MOV MOV XCH CPNE JP JP	L,#N_INP1 A,@HL L,#O_INP1 @HL,A @HL,A FSTKEY SETKEY	; compare N_INP1 to O_INP1
FSTDLY	MOV MOV MOV MOV MOV	H,#0 H,#0 H,#0 H,#0 H,#0	; for match of delay time
;;; when ney	w key input		
FSTKEY	MOV MOV MOV MOV	L,#DEBOCNT @HL+,#2 L,#CONKEY @HL+,#0	; DEBOCNT \leftarrow #2 ; CONKEY \leftarrow #0
SETKEY	MOV MOV	L,#KFLG @HL+,#1	; KFLG ← #1



,		

;;; increase N_OUTP

;;; check N_OUTP is equal to #8

;;; check no key (= DEBOCNT) ; *****

NORMAL	MOV INCS MOVZ	L,#N_OUTP A,@HL @HL,A	;	increase N_OUTP
	ADDS	A,#8	:	A ← #8
	CPNE	@HL,A	;	compare N_OUTP to A
	JP	J_STRO	;	go to stroble label
	MOV	L,#KFLG	;	-
	CPBT	@HL.0	;	check key flag
	JP	ONKEY		
	JPL	RESET	;	no key
ONKEY	CLR ADDS OUT MOV DECS XCH CPNZ JP JPL JPL	A A,#0FH P3,@SL + A L,#DEBOCNT A,@HL @HL,A @HL J1_MAIN KEYSCAN MAIN	- , - , ,	set port3 to '1' decrease DEBOCNT compare DEBOCNT TO #0
J1_MAIN				
J_STRO	JPL	STROBE		



S3C1840/C1850 CODE GENERATION

Description

This program generates data code and custom code. The custom code is determined according to diodes between input ports and output pin (P2.6). The data code is as follows:

RAM 🗲 DAT0 (D0-D3), DAT1 (D4-D7)								
	D0	D1	D2	D3	D4	D5	D6	D7
KEY0	0	0	0	0	0	0	0	0
KEY1	1	0	0	0	0	0	0	0
•								
KEY31	1	1	1	1	1	0	0	0
KEY32	0	0	0	0	0	0	1	0
KEY33	1	0	0	0	0	0	1	0
•			-					
KEY63	1	1	1	1	1	0	1	0

RAM ← DAT0 (D0-D3), DAT1_0 (D4-D7)

	D0	D1	D2	D3	D4	D5	D6	D7
KEY0	0	0	0	0	0	0	0	0
KEY1	1	0	0	0	0	0	0	0
KEY31	1	1	1	1	1	0	0	0
KEY32	0	0	0	0	0	1	0	0
KEY33	1	0	0	0	0	1	0	0
KEY63	1	1	1	1	1	1	0	0


RAM Assignment

H register selects #4

HL	. → 40H	41H				45H				49H
	CUS0	CUS1	CUS2	CUS3	DAT0	DAT1	DAT2	DAT3	DAT1_0	DAT3_0

CUS0;	Custom code (c0-c3)
CUS1:	Custom code (c4-c7)
CUS2:	The complement of CUS0
CUS3:	The complement of CUS1
DAT0:	Data code (d0-d3)]
DAT1:	Data code (d4-d7)
:	ightarrow 32 key: 00000010, 63 key: 1111010
DAT2:	The complement of DAT0
DAT3:	The complement of DAT1
DAT1_0	Data code (d4-d7)
:	ightarrow 32 key: 00000100, 63 key: 1111100
DAT3_0	The complement of DAT1_0

Program Flowchart







S3C1840/C1850/C1860/P1860

<u>*************************************</u>	*****	****	
,	ORG	0300H	
	JPL	RESET	
,		********	
;;; select onl	y a key		
KEYSCAN	MOV	H,#4	
u product o	uatam aada		
,,, product c		L,#6	 ; P2.6 ← low
		P2.(L)	; check custom code
	MOV	L,#0DH	:
	CLRB	P2.(L)	
	IN	A,P0	
	MOV	L,#CUS2	; CUS2 is the complement of CUS0
	MOV	@HL,A	;
	NOTI	A	· •
	DECS	A	· · · · · · · · · · · · · · · · · · ·
	MOV	L,#CUS0	;
	MOV	@HL,A	,
	MOV	L,#0DH	
	SETB	P2.(L)	; CUS3 is the complement of CUS1
	IN	A,P0	. ,
	MOV	L,#CUS3	;
	MOV	@HL,A	;
	ADDS	A,@HL	;
	NOTI	A	· ,
	DECS	A	. ,
	MOV	L,#CUS1	•
	MOVZ	@HL,A	;
	MOV	L,#6	; high P2.6
	SETB	P2.(L)	
	MOV		; the indicator LED of a key input
	CLRB	P2.(L)	
;;; product d	ata code		
	MOV	H,#0	
	MOV		; DAT0 \leftarrow O_INP0
	MOV	A,@HL	
	MOV	H,#4	
	MOV	L,#DAT0	
	MOVZ	@HL,A	
	ADDS	A,#0FH	; $A \leftarrow #0fh$
	CPNE	@HL,A	; does input key exist in port0?
	JP	DAT_P0	, ,
		_	



DAT_P1	MOV MOV MOV MOV MOV MOV MOV MOV MOVZ JPL MOV MOV	L,#DAT1 @HL+,#04H L,#DAT1_0 @HL+,#02H H,#0 L,#O_INP1 A,@HL H,#4 L,#DAT0 @HL,A R_SHIFT L,#DAT1 @HL+,#0	<pre>; input key exists in port1 ; DAT1 ← DAT1 + #4 ; DAT1_0 ← DAT1_0 + #2 ; DAT0 ← O_INP1 ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;</pre>
, , ,************		L,#DAT1_0 @HL+,#0 L,#DAT0 H,#4 H,#4 H,#4 H,#4 H,#4 R_SHIFT	; delay time ; ;
	ORG JPL	0400H RESET	
;*****R_SHIFT	MOV ADDS MOV ADDS MOV ADDS JP JP	A,@HL A,@HL @HL,A A,@HL @HL,A A,@HL S_CARRY N_CARRY	; DAT0 shifts three times to the left ; ;
S_CARRY	MOV XCH INCS XCH MOV XCH INCS XCH JP	L,#DAT1 @HL,A A @HL,A L,#DAT1_0 @HL,A A @HL,A A_OUTP	;if carry occurs, increase DAT1 & DAT1_0 ; ; ; ;



N_CARRY	MOV MOV MOV MOV MOV MOV MOV	H,#0 H,#0 H,#0 H,#0 H,#0 H,#0 H,#0 H,#0	; if carry doesn't occur, delay time ; ; ;
A_OUTP	MOV MOV ADDS MOV MOV MOV NOTI DECS MOV MOVz MOV	H,#0 L,#O_OUTP A,@HL H,#4 L,#DAT0 @HL,A A A L,#DAT2 @HL,A L,#DAT1 A,@HL	; DAT0 \leftarrow DAT0 + O_OUTP ; ; ; ; DAT2 \leftarrow complement of DAT0
	NOTI DECS MOV MOVZ MOV NOTI DECS MOV MOV JPL	A A L,#DAT3 @HL,A L,#DAT1_0 A,@HL A A L,#DAT3_0 @HL,A TX	; DAT3 \leftarrow complement of DAT1 ; DAT3_0 \leftarrow complement of DAT 1_0



S3C1840/C1850 SIGNAL TRANSMISSION

Description

This program is for signal transmissions in SAMSUNG standard format. If one key is pressed, two frames are transmitted consecutively. The repeat pulse is transmitted until key-off. The frame interval is 60 ms. Each frame consists of leader code, custom code, and data code:

- Leader code (high level for 4.5 ms and low level for 4.5 ms)
- 12-bit custom code
- 8-bit data code





Figure 7-15. Transmission Waveforms

RAM Assignment

This part is the same as for keyscan and code generation.





S3C1840 Program Flowchart (This program is only apply to S3C1840)





.*********	*****	****		
,	ORG JPL			
TX	MOV CLRB	L,#9 P2.(L) L,#0AH	;	select farrier frequency 37.9 kHz, 1/3 duty clear P2.9 & 2.10
SIGOUT			;	custom code (c8-c11) \leftarrow #0 if device is KS51910, c8 \leftarrow #1
	MOV SETB CALLL	L,#0 P2.(L)		high for delay time 4.5 msec
	MOV	L,#0 P2.(L)	;	low for delay time 4.5 msec
;;; output cu	stom code (c0	0-c11) & data code (d0-d7)		
	MOV CALLL	L,#CUS0 DATGEN	;	custom code (c0-c3)
	MOV	L,#CUS1	;	custom code (c4-c7)
	MOV	L,#CUS4	;	custom code (c8-c11)
	MOV	L,#DAT0	;	data code (d0-d3)
	MOV CALLL MOV DECS	L,#DAT1_0 DATGEN L,#1 L	;	data code (d4-d7)
	JP MOV SETB CALLL MOV CLRB JPL	1 L,#0 P2.(L) D_560F L,#0 P2.(L) LOWCHEK	;	EOB (end of bit) high for .56msec



	ORG		
	JPL	-	
,		stom code & data code	
LOWCHEK		L,#CUS0	; custom code (c0-c3)
LOWONER		LCHEK	, cucion couc (co co)
	-	L,#CUS1	; custom code (c4-c7)
	CALL		,
		L,#CUS4	; custom code (c8-c11)
	CALL	LCHEK	
	MOV	L,#DAT0	; data code (d0-d3)
	CALL	LCHEK	
	MOV	L,#DAT1_01	; the maximum value of upper bit is #3
	MOV	A,L	; data code (d4-d7)
	CALL	LCHEK_1	; check from the second bit
			nmer must change instruction
;== notice =	=======	==============================	
		er instruction such as C	
		at check the fram interva	
	-		=======================================
,			
		count to #1	
	MOV	H,#0	
	MOV MOV	H,#0 L,#DEBOCNT	
	MOV	H,#0	
SETDBT	MOV MOV MOV	H,#0 L,#DEBOCNT	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise	MOV MOV MOV flag isn't '0 e, after setti	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 e, after settin MOV	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 a, after settin MOV MOV	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 e, after settin MOV MOV CPNZ	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL	; DEBOCNT ← #1 irames) ; CONKEY == #0? ; If CONKEY is #0, CONKEY ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 a, after settin MOV MOV CPNZ JP	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 a, after settin MOV MOV CPNZ JP MOV	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 e, after settin MOV MOV CPNZ JP MOV CALLL	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D	; DEBOCNT ← #1 irames) ; CONKEY == #0? ; If CONKEY is #0, CONKEY ← #1
SETDBT ; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 a, after settin MOV MOV CPNZ JP MOV CALLL CALLL	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D D2_25	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 , after settin MOV MOV CPNZ JP MOV CALLL CALLL CALLL	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D D2_25 D1_125	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 e, after settin MOV CPNZ JP MOV CALLL CALLL CALLL CALLL CALLL MOV	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D D2_25 D1_125 L,#0CH	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 a, after settin MOV MOV CPNZ JP MOV CALLL CALLL CALLL CALLL MOV MOV	H,#0 L,#DEBOCNT @HL+,#1 , transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D D2_25 D1_125 L,#0CH H,#4	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 , after settin MOV MOV CPNZ JP MOV CALLL CALLL CALLL CALLL CALLL MOV MOV	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D D2_25 D1_125 L,#0CH H,#4 H,#4	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise	MOV MOV MOV flag isn't '0 e, after settin MOV CPNZ JP MOV CALLL CALLL CALLL CALLL CALLL CALLL CALLL MOV MOV MOV MOV	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D D2_25 D1_125 L,#0CH H,#4 H,#4 H,#4 L	; DEBOCNT ← #1
; ;;; If conkey ;;; otherwise ;	MOV MOV MOV flag isn't '0 , after settin MOV MOV CPNZ JP MOV CALLL CALLL CALLL CALLL CALLL MOV MOV	H,#0 L,#DEBOCNT @HL+,#1 ', transmit repeat pulse ng, transmit again (two f H,#0 L,#CONKEY @HL LJ_MAIN @HL+,#1 D4_5D D2_25 D1_125 L,#0CH H,#4 H,#4	; DEBOCNT ← #1



;;; output re	peat pulse			
LJ_MAIN	CALL JPL	D1_125 MAIN		
;;; output de	elay time as m	any as low numbers		
LCHEK	MOV CPBT JP CALLL	A,L @HL,3 LCHEK_2 D2_25D	; if @hl.3 is low, call d2_25d.	
LCHEK_2	CPBT JP CALLL	L,A @HL.2 LCHEK_1 D2_25D	; if @hl.2 is low, call d2_25d.	
LCHEK_1	CPBT JP CALLL	L,A @HL.1 LCHEK_0 D2_25D	; if @hl.1 is low, call d2_25d.	
LCHEK_0	MOV CPBT JP CALLL	L,A @HL.0 LCHEK_R D2_25D	; if @hl. 0 is low, call d2_25d.	
LCHEK_R F	RET	_		
, , , , ,				
•*************************************		******* 0700Н		
	JPL	RESET		
;*************************************				
,, custom cu DATGEN	MOV CALL CPBT CALL CALL	A,L D_560 @HL.0 D2_25 D1_125	 if @hl.0 is high, low for 2.25 msec. otherwise, low for 1.125 msec. 	



CALL CPBT	D_560 @HL.1	; high for .56 msec ; if @hl.1 is high, low for 2.25 msec.
CALL	D2_25	; otherwise, low for 1.125 msec.
CALL	D1_125	
CALL	D_560	; high for .56 msec
CPBT	@HL.2	; if @hl.2 is high, low for 2.25 msec.
CALL	D2_25	; otherwise, low for 1.125 msec.
CALL	D1_125	
CALL	D_560	; high for .56 msec
CPBT	@HL.3	; if @hl.3 is high, low for 2.25 msec.
CALL	D2_25	; otherwise, low for 1.125 msec.
CALL	D1_125D	
RET		

;;; delay time subroutine by programming -----

D_560 ;	MOV SETB	L,#0 P2,(L)	
,	MOV	L,#0CH	
	MOV	H,#4	
	DECS	L	
	JP	- 2	
	MOV	н,#4	
•		,	
,	MOV	L,#0	
	CLRB	P2.(L)	
	MOV	L,A	
	RET	,	
D4_5D	MOV	L,#02H	; delay time 4.5 msec
			-
	JP	.+2	
D4_5	JP MOV		
D4_5		.+2 L,#06H L	
D4_5	MOV	L,#06H	
D4_5	MOV DECS	L,#06H L -1	
D4_5	MOV DECS JP	L,#06H L	
D4_5	MOV DECS JP MOV	L,#06H L -1 L,#05H	
D4_5	MOV DECS JP MOV CLR	L,#06H L -1 L,#05H A	
D4_5 D_A	MOV DECS JP MOV CLR ADDS	L,#06H L -1 L,#05H A A,#0BH	
	MOV DECS JP MOV CLR ADDS MOV	L,#06H L -1 L,#05H A A,#0BH H,#4	
	MOV DECS JP MOV CLR ADDS MOV DECS	L,#06H L -1 L,#05H A A,#0BH H,#4 A	



D2_25D	MOV	L,#0EH	
D2_25	JP MOV MOV DECS JP	.+2 L,#0FH H,#4 L 2	
D1_125	MOV JP	L,#0AH .+6	
D1_125D	MOV JP	L,#08H .+4	
D_560F	MOV MOV DECS JP RET	L,#0BH H,#4 H,#4 L 2	; delay time .56 msec (for EOB)
;			
;	org jpl org jpl org jpl org jpl org jpl org jpl org jpl	0800h reset 0900h reset oaooh reset obooh reset ocooh reset odooh reset oeooh reset	
.*************************************	****** The EN	D of S3C1840 SAMSUN	NG FORMAT TX. *****************************

