



3.3V CMOS 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16832

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{sk(o)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to $3.6V$, Extended Range
- $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels ($0.4\mu W$ typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in TSSOP package

DRIVE FEATURES:

- High Output Drivers: $\pm 24mA$
- Suitable for heavy loads

APPLICATIONS:

- Memory subsystems
- PC Motherboards and servers
- Workstations
- Telecommunications

DESCRIPTION:


This 1-bit to 4-bit address register/driver is built using advanced dual metal CMOS technology. This device is ideal for use in applications in which a single address bus is driving four separate memory locations. The ALVCH16832 can be used as a buffer or a register, depending on the logic level of the select (\overline{SEL}) input.

When \overline{SEL} is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (\overline{OE}) controls. Each \overline{OE} controls two groups of seven outputs. When \overline{SEL} is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data at the A₁ inputs is stored in the internal registers. \overline{OE} controls operate the same as in buffer mode.

The ALVCH16832 has been designed with a $\pm 24mA$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16832 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

PIN CONFIGURATION

4Y1		1	64	1Y2
3Y1		2	63	2Y2
GND		3	62	GND
2Y1		4	61	3Y2
1Y1		5	60	4Y2
Vcc		6	59	Vcc
A1		7	58	1Y3
GND		8	57	2Y3
A2		9	56	GND
GND		10	55	3Y3
A3		11	54	4Y3
Vcc		12	53	GND
NC		13	52	Vcc
GND		14	51	GND
CLK		15	50	1Y4
OE1		16	49	2Y4
OE2		17	48	3Y4
SEL		18	47	4Y4
GND		19	46	GND
A4		20	45	1Y5
A5		21	44	2Y5
Vcc		22	43	Vcc
GND		23	42	3Y5
A6		24	41	4Y5
GND		25	40	GND
A7		26	39	GND
Vcc		27	38	Vcc
4Y7		28	37	1Y6
3Y7		29	36	2Y6
GND		30	35	GND
2Y7		31	34	3Y6
1Y7		32	33	4Y6

TSSOP
TOP VIEWABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-50 to +50	mA
I _{IK}	Continuous Clamp Current, V _i < 0 or V _i > V _{cc}	±50	mA
I _{OK}	Continuous Clamp Current, V _o < 0	-50	mA
I _{CC}	Continuous Current through each V _{cc} or GND	±100	mA
I _{SS}			

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{cc} terminals.
- All terminals except V_{cc}.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{OUT}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
OE _X	3-State Output Enable Inputs (Active LOW)
CLK	Register Input Clock
SEL	Select Input (Active LOW)
A _x	Data Inputs ⁽¹⁾
xY _x	3-State Outputs
NC	No Internal Connection

NOTE:

- These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE⁽¹⁾

Inputs				Outputs
OE _X	SEL	CLK	A _x	xY _x
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

NOTE:

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance
- ↑ = LOW-to-HIGH Transition

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	V _I = VCC	—	—	±5	µA
I _{IL}	Input LOW Current	VCC = 3.6V	V _I = GND	—	—	±5	µA
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V _O = VCC	—	—	±10	µA
			V _O = GND	—	—	±10	
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CCL} I _{CCH} I _{CZZ}	Quiescent Power Supply Current	VCC = 3.6V VIN = GND or VCC		—	0.1	40	µA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at VCC - 0.6V, other inputs at VCC or GND		—	—	750	µA

NOTE:

1. Typical values are at VCC = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH}	Bus-Hold Input Sustain Current	VCC = 3V	V _I = 2V	-75	—	—	µA
			V _I = 0.8V	75	—	—	
I _{BHH}	Bus-Hold Input Sustain Current	VCC = 2.3V	V _I = 1.7V	-45	—	—	µA
			V _I = 0.7V	45	—	—	
I _{BHO} I _{BLO}	Bus-Hold Input Overdrive Current	VCC = 3.6V	V _I = 0 to 3.6V	—	—	±500	µA

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I _{OH} = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I _{OH} = - 6mA	2	—	
		VCC = 2.3V	I _{OH} = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3V		2.4	—	
		VCC = 3V	I _{OH} = - 24mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I _{OL} = 0.1mA	—	0.2	V
		VCC = 2.3V	I _{OL} = 6mA	—	0.4	
			I _{OL} = 12mA	—	0.7	
		VCC = 2.7V	I _{OL} = 12mA	—	0.4	
		VCC = 3V	I _{OL} = 24mA	—	0.55	

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{cc} range.
TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	V _{cc} = 2.5V ± 0.2V	V _{cc} = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance per Register/Driver Outputs enabled	C _L = 0pF, f = 10Mhz	119	132	pF
	Power Dissipation Capacitance per Register/Driver Outputs disabled		22	25	

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	V _{cc} = 2.5V ± 0.2V		V _{cc} = 2.7V		V _{cc} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		150	—	150	—	150	—	ns
t _{PLH}	Propagation Delay Ax to xYx	1.2	4	—	4.1	1.6	3.6	ns
t _{PHL}	Propagation Delay CLK to xYx	1.1	4.5	—	4.4	1.5	3.9	ns
t _{PLH}	Propagation Delay SEL to xYx	1.3	5.2	—	5.2	1.7	4.4	ns
t _{PZH}	Output Enable Time OEx to xYx	1.1	5.1	—	5	1.3	4.3	ns
t _{PZL}	Output Disable Time OEx to xYx	1.4	5.5	—	4.7	1.6	4.5	ns
t _{su}	Set-up Time, Ax data before CLK↑	2	—	2	—	1.6	—	ns
t _H	Hold Time, Ax data after CLK↑	0.7	—	0.5	—	1.1	—	ns
t _w	Pulse Duration, CLK HIGH or LOW	3.3	—	3.3	—	3.3	—	ns
t _{sk(o)}	Output Skew ⁽²⁾	—	—	—	—	—	500	ps


NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF



DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.



SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open





NOTES:

1. For $tsk(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $tsk(b)$ OUTPUT1 and OUTPUT2 are in the same bank.



NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



ORDERING INFORMATION

IDT	XX	ALVC	X	XXX	XXX	XX
Temp. Range	Bus-Hold			Family	Device Type	Package
						PA Thin Shrink Small Outline Package
					832	1-Bit to 4-Bit Address Register/Driver with 3-State Outputs
					16	Double-Density, ±24mA
					H	Bus Hold
					74	-40°C to +85°C



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
 (408) 654-6459