



OTP 4-Bit Microcontroller with LCD Driver

Features


- SH6610D-based single-chip 4-bit microcontroller
- OTPROM: 4096 X 16 bits
- RAM: 384X4bits
 - System register: 48X4 bits
 - Data RAM: 336X4 bits
- Operation voltage:
 - $f_{OSC}=400\text{KHz} - 4\text{MHz}$, $V_{DD}=2.4\text{V} - 6.0\text{V}$
 - $f_{OSC}=4\text{MHz} - 8\text{MHz}$, $V_{DD}=4.5\text{V} - 6.0\text{V}$
- 16 CMOS bi-directional I/O pins(PORT C,D can switch to segment)
- Built in pull-up and pull-low resistor for I/O
- 8-Level subroutine nesting (include interrupts)
- One 8-bit auto re-load timer/counter
- Warm-up timer for power-on reset
- Powerful interrupt sources:
 - External rising/falling interrupt
 - Internal interrupt (Timer0)
 - Internal interrupt (Base Timer)
 - Port's rising/falling edge interrupt: PORTBC
- 8-bit Base timer
- LCD driver:
 - 8X30 (1/8 duty 1/4 bias),6 X32 (1/6 duty 1/3 bias),
 - 5X33 (1/5duty 1/3 bias) or 4X34 dots (1/4 duty 1/3 bias)
- LCD used as scan output
- LCD shared as LED matrix
- Built-in dual tone PSG with one noise generator
- Built-in watch dog timer
- Two LPD level (OTP option)
 - High level: 4.0V
 - Low level: 2.5V
- 2 Clock sources
 - OSC: (OTP option select crystal or RC type)
 - Crystal oscillator: 32.768K
 - RC oscillator: 262K
 - OSCX: (system register selected ceramic or RC type)
 - Ceramic oscillator 400K-8MHz
 - RC oscillator 2MHz-8MHz
- Instruction cycle time:
 - 122.07 μs for 32.768 KHz
 - 15.27 μs for 262 KHz
 - 8.79 μs for 455KHz
 - 2 μs for 2.0 MHz
 - 0.5 μs for 8.0 MHz
- User program can read ROM data
- Two low power operation modes: HALT and STOP
- Low power consumption
- OTP type

General Description

SH69P54 is a single chip microcontroller integrated with SRAM, 4K OTPROM,timer,watchdog timer and dual-tone PSG, LCD driver,LED Matrix driver and I/O port.




QFP64 PIN Configuration






Pad Configuration





Block Diagram





Pad Description

Pad No.	Designation	I/O	Description
1,2,3,4	PORTD3 – PORTD0	I/O	Bit programmable I/O, shared with Segment 8-5
5,6,7,8	PORTC3 – PORTC0	I/O	Bit programmable I/O, shared with Segment 4-1
9,10,11,12	PORT B3 - PORTB0	I/O	Bit programmable I/O, Vector interrupt
13,14,15,16	PORTA3 - PORTA0	I/O	Bit programmable I/O, PA.1, PA.2shared with PSG output
17	GND	P	Ground
	BD0	I	Bonding option 0
18	VDD	P	Power supply
	BD1	I	Bonding option 1
19	OSCXI	I	Oscillator X input
20	OSCXO	O	Oscillator X output
21	OSCI	I	Oscillator input
22	OSCO	O	Oscillator output
23	TEST	I	Test pin must be connected to GND.
24	$\overline{\text{RESET}}$	I	Reset input (No internal pull-up)
25,26,27,28	V4 – V1	I	Connected with external LCD divided resistance
29,30,31,32	COM1 – COM4	O	Common signal output for LCD display
33,34, 35,36	COM5/SEG34, COM6/SEG33, COM7/SEG32, COM8/SEG31	O	Common/segment signal output for LCD display
37-58	SEG30-SEG9	O	Segment signal output for LCD display, Shared with scan output

Total: 58 Pads, 2 bonding Pads.

OTP Programming Pin Description (OTP program mode)

Pad No.	Designation	I/O	Shared by	Description
18	VDD	P	VDD	Programming Power supply (+5.5V)
24	VPP	P	$\overline{\text{RESET}}$	Programming high voltage Power supply (+10.5V)
17	GND	P	GND	Ground
21	SCK	I	OSCI	Programming Clock input pin
16	SDA	I/O	PORTA0	Programming Data pin



Functional Description

1. CPU

The CPU core contains the following function blocks: Program Counter, ALU, Carry Flag, Accumulator, Table Branch Register (TBR), Data Pointer (INX, DPH, DPM and DPL), and Stack.

1.1. PC (Program Counter)

The PC is used for ROM addressing consisting of 12-bits: Page Register (PC11), and Ripple Carry Counter (PC10 - PC0).

The program counter normally increases by one (+1) with each execution of an instruction except in the following cases:

- (1) When executing a jump instruction (such as JMP, BA0, BC),
- (2) When executing a subroutine call instruction (CALL),
- (3) When an interrupt occurs,
- (4) When the chip is at INITIAL RESET.

The program counter is loaded with data corresponding to each instruction. The unconditional jump instruction (JMP) can be set at 1-bit page register for higher than 2K. Program Counter can only address a 4K of program ROM.

1.2. ALU and CY

The ALU performs arithmetic and logic operations.

It provides the following functions:

Binary addition/subtraction

(ADC, SBC, ADD, SUB, ADI, SBI)

Decimal adjustment for addition/subtraction (DAA, DAS), Logic operations (AND, EOR, OR, ANDI, EORI, ORI) Decision (BA0, BA1, BA2, BA3, BAZ, BC)

The Carry Flag (CY) holds the arithmetic operation ALU overflow.

During interrupt or call instruction, carry is pushed into stack and restored from stack by RTNI. It is unaffected by an RTNW instruction.

1.3. Accumulator

The accumulator is a 4-bit register holding the results of the arithmetic logic unit. In conjunction with the ALU, data transfers between the accumulator and system register, LCD RAM, or data memory can be performed.

1.4. Stack

This group of registers is used to save the contents of CY & PC (11 - 0) sequentially with each subroutine call or interrupt. It is organized 13 bits X 8 levels. The MSB is saved for CY. Eight levels are the maximum allowed for subroutine calls and interrupts.

The contents of Stack are returned sequentially to the PC with the return instructions (RTNI/RTNW). Stack is operated on a first-in, last-out basis. This 8-level nesting includes both subroutine calls and interrupts requests. Note that program execution may enter an abnormal state if the number of calls and interrupt requests exceeds 8, where then the bottom of stack will be shifted out.

2. OTPROM

SH69P54 can address 4096 × 16 bit of program area \$000 to \$FFF. There is an area from addresses \$000 through \$004 that is reserved for special interrupts service routines such as starting vector address.

Address	Instruction	Function
000H	JMP Instruction	Jump to RESET service routine
001H	JMP Instruction	Jump to External interrupt service routine
002H	JMP Instruction	Jump to Timer0 service routine
003H	JMP Instruction	Jump to Base Timer service routine
004H	JMP Instruction	Jump to PORT service routine



3. RAM

Built-in SRAM contains general-purpose data memory, LCD RAM, and system registers. They can be accessed by direct addressing in one instruction.

The following is the memory allocation map:

\$000 - \$01F: System register and I/O; \$020 - \$16F: Data memory (336 X 4bits, partitioned into 4 banks).
 \$300 - \$348: LCD RAM space ; \$358 - \$36D: Scan output RAM
 \$370 - \$37F: System register of PSG

(a)The configuration of system register

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
\$00	IEX	IET0	IEBT	IEP	R/W	Interrupt enable flags
\$01	IRQX	IRQT0	IRQBT	IRQP	R/W	Interrupt request flags
\$02	TM0.3	TM0.2	TM0.1	TM0.0	R/W	Timer0 Mode register (Prescaler)
\$03	BTM.3	BTM.2	BTM.1	BTM.0	R/W	Base timer mode register
\$04	TL0.3	TL0.2	TL0.1	TL0.0	R/W	Timer0 load/counter register low digit
\$05	TH0.3	TH0.2	TH0.1	TH0.0	R/W	Timer0 load/counter register high digit
\$06	-	-	-	-	-	Reserverd
\$07	-	LCDON	RLCD1	RLCD0	R/W	Bit0,1: Select LCD resistance divider Bit2: LCD on/off
\$08	PA.3	PA.2	PA.1	PA.0	R/W	PORTA
\$09	PB.3	PB.2	PB.1	PB.0	R/W	PORTB
\$0A	PC.3	PC.2	PC.1	PC.0	R/W	PORTC
\$0B	PD.3	PD.2	PD.1	PD.0	R/W	PORTD
\$0C	PAM2	PAM1	BD 1	BD 0	R/W R	Bit0,1: Bonding option Bit2,3: PA.1&PA.2 as PSG output or I/O PORT
\$0D	LVD	O/S2	O/S1	O/S0	R/W	Bit0: Set PORTC as LCD segment Bit1: Set PORTD as LCD segment Bit2: Set segment as output port Bit3: LCD Voltage degrade
\$0E	TBR.3	TBR.2	TBR.1	TBR.0	R/W	Table Branch Register
\$0F	INX.3	INX.2	INX.1	INX.0	R/W	Pseudo index register
\$10	DPL.3	DPL.2	DPL.1	DPL.0	R/W	Data pointer for INX low nibble
\$11	-	DPM.2	DPM.1	DPM.0	R/W	Data pointer for INX middle nibble
\$12	-	DPH.2	DPH.1	DPH.0	R/W	Data pointer for INX high nibble
\$13	PULLEN	PH/PL	PBCFR	EINFR	R/W	Bit0:External interrupt(PA.0) rising/falling edge set Bit1:PBC interrupt rising/falling edge set Bit2:Port pull-hi/low set Bit3: Port pull-up/low enable control
\$14	OXS	-	OXM	OXON	R/W	Bit0: Turn on OSCX oscillator Bit1: CPU clocks select (1: OSCX/0: OSC) Bit3: OSCX type selection
\$15	LPS1	LPS0	DUTY0	DUTY1	R/W	Bit0,1: Select LCD DUTY(1/8,1/6,1/5 or 1/4) Bit2,3: LCD frequency control



The configuration of system register (continue)

\$16	PA3OUT	PA2OUT	PA1OUT	PA0OUT	R/W	Set PORTA as an output port : 1,output;0,input
\$17	PB3OUT	PB2OUT	PB1OUT	PB0OUT	R/W	Set PORTB as an output port : 1,output;0,input
\$18	PC3OUT	PC2OUT	PC1OUT	PC0OUT	R/W	Set PORTC as an output port : 1,output;0,input
\$19	PD3OUT	PD2OUT	PD1OUT	PD0OUT	R/W	Set PORTD as an output port : 1,output;0,input
\$1A	RDT.3	RDT.2	RDT.1	RDT.0	R/W	ROM Data table address / data register
\$1B	RDT.7	RDT.6	RDT.5	RDT.4	R/W	ROM Data table address / data register
\$1C	RDT.11	RDT.10	RDT.9	RDT.8	R/W	ROM Data table address / data register
\$1D	RDT.15	RDT.14	RDT.13	RDT.12	R/W	ROM Data table address / data register
\$1E	WDF	WDT.2	WDT.1	WDT.0	R/W R	Bit0-2: Watch dog timer control Bit3: Watch dog timer overflow flag
\$1F	-	-	-	-	-	Reserved
\$370	SEL1	SEL0	C2M	C1M	W	Bit0, 1: PSG1, PSG2 mode control Bit2, 3: PSG1, PSG2 clock source selection
\$371	C1.3	C1.2	C1.1	C1.0	W	PSG channel 1 low nibble
\$372	OCT1	C1.6	C1.5	C1.4	W	PSG channel 1high nibble Bit3: channel 1 octave shift control
\$373	C2.3	C2.2	C2.1	C2.0	W	PSG channel 2 nibble 1 or alarm output
\$374	C2.7	C2.6	C2.5	C2.4	W	PSG channel 2 nibble 2
\$375	C2.11	C2.10	C2.9	C2.8	W	PSG channel 2 nibble 3
\$376	OCT2	C2.14	C2.13	C2.12	W	PSG channel 2 nibble 4 Bit3: channel 2 octave shift control
\$377	VOL1	VOL0	CH2EN	CH1EN	W	Bit0, Bit1: Channel 1, 2 enable Bit2, Bit3: volume control

System Register \$00 - \$12. (Please refer to SH6610D User's manual)

(b) System Register state

	Bit 3	Bit 2	Bit 1	Bit 0	Power On Reset /Pin Reset / Low Voltage Reset	WDT Reset
\$00	IEX	IET0	IEBT	IEP	0000	0000
\$01	IRQX	IRQT0	IRQBT	IRQP	0000	0000
\$02	T0M.3	T0M.2	T0M.1	T0M.0	0000	uuuu
\$03	BTM.3	BTM.2	BTM.1	BTM.0	0000	uuuu
\$04	T0L.3	T0L.2	T0L.1	T0L.0	xxxx	xxxx
\$05	T0H.3	T0H.2	T0H.1	T0H.0	xxxx	xxxx
\$06	-	-	-	-	-	-
\$07	-	LCDON	RLCD1	RLCD0	-000	-uuu
\$08	PA.3	PA.2	PA.1	PA.0	0000	0000
\$09	PB.3	PB.2	PB.1	PB.0	0000	0000
\$0A	PC.3	PC.2	PC.1	PC.0	0000	0000
\$0B	PD.3	PD.2	PD.1	PD.0	0000	0000
\$0C	PAM2	PAM1	BD 1	BD 0	00xx	uuxx



System Register state (continue):

	Bit 3	Bit 2	Bit 1	Bit 0	Power On Reset /Pin Reset / Low Voltage Reset	WDT Reset
\$0D	LVD	O/S2	O/S1	O/S0	0000	uuuu
\$0E	TBR.3	TBR.2	TBR.1	TBR.0	xxxx	uuuu
\$0F	INX.3	INX.2	INX.1	INX.0	xxxx	uuuu
\$10	DPL.3	DPL.2	DPL.1	DPL.0	xxxx	uuuu
\$11	-	DPM.2	DPM.1	DPM.0	-xxx	-uuu
\$12	-	DPH.2	DPH.1	DPH.0	-xxx	-uuu
\$13	PULLEN	PH/PL	PBCFR	EINFR	0100	0uuu
\$14	OXS	-	OXM	OXON	0-00	u-0u
\$15	LPS1	LPS0	DUTY1	DUTY0	0000	uuuu
\$16	PA3OUT	PA2OUT	PA1OUT	PA0OUT	0000	0000
\$17	PB3OUT	PB2OUT	PB1OUT	PB0OUT	0000	0000
\$18	PC3OUT	PC2OUT	PC1OUT	PC0OUT	0000	0000
\$19	PD3OUT	PD2OUT	PD1OUT	PD0OUT	0000	0000
\$1A	RDT.3	RDT.2	RDT.1	RDT.0	0000	uuuu
\$1B	RDT.7	RDT.6	RDT.5	RDT.4	0000	uuuu
\$1C	RDT.11	RDT.10	RDT.9	RDT.8	0000	uuuu
\$1D	RDT.15	RDT.14	RDT.13	RDT.12	0000	uuuu
\$1E	WDF	WDT.2	WDT.1	WDT.0	0000	1000
\$1F	-	-	-	-	-	-
\$370	SEL1	SEL0	C2M	C1M	0000	uuuu
\$371	C1.3	C1.2	C1.1	C1.0	0000	uuuu
\$372	OCT1	C1.6	C1.5	C1.4	0000	uuuu
\$373	C2.3	C2.2	C2.1	C2.0	0000	uuuu
\$374	C2.7	C2.6	C2.5	C2.4	0000	uuuu
\$375	C2.11	C2.10	C2.9	C2.8	0000	uuuu
\$376	OCT2	C2.14	C2.13	C2.12	0000	uuuu
\$377	VOL1	VOLO	CH2EN	CH1EN	0000	uu00

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'.



(c) Others initial state:

Others	After any Reset
Program Counter (PC)	\$000
CY	Undefined
Accumulator (AC)	Undefined
Data Memory	Undefined

4. Data memory

The general-purpose data memory is organized as 336 * 4 bits. Because of its static feature, the RAM can retain data after the CPU enters STOP or HALT mode.

5. Oscillator circuit


5.1. Circuit Configuration

SH69P54 has two on-chip oscillation circuits OSC and OSCX.

OSC is a low frequency crystal (Typ. 32.768KHz) or RC (Typ.262KHz) determined by the OTP option. This is designed for low frequency operation. OSCX also has two types: ceramic (Typ.455KHz) or RC (2M to 8MHz) to be determined by the software option. It is designed for high frequency operation.

It is possible to select the high speed CPU processing by a high frequency clock and select low power operation by low operation clock. At the start of Power on reset, Pin reset and low power reset initialization, the OSC starts oscillation and OSCX is turned off. But at the start of WDT reset initialization, the OSC starts oscillation and OSCX remains the original state. Immediately after reset initialization, the OSC clock is automatically selected as the system clock input source.


Oscillator Block Diagram




5.2. OSC oscillation

The OSC generates the basic clock pulses that provide the CPU and peripherals (Timer0, LCD) with an operating clock.

OSC Crystal oscillator type



OSC RC oscillator type






5.3. OSCX oscillation


OSCX has two clock oscillators. The software options selects the ceramic or RC as the CPU's subclock.

OSCX ceramic oscillator type



OSCX RC oscillator type

If the OSCX is not used, it must be masked as a ceramic resonator and the OSCXI must be connected to GND.



5.4. Control of oscillator

The oscillator control register configuration is shown as follows:

Address	Bit3	Bit2	Bit1	Bit0
\$14	OXS	-	OXM	OXON

OXON: OSCX oscillation on/off.

- 0: Turn-off OSCX oscillation
- 1: Turn-on OSCX oscillation

OXM: switching system clock.

- 0: select OSC as system clock
- 1: select OSCX as system clock

OXS: OSCX oscillator type selection

- 0: OSCX set as ceramic oscillator
- 1: OSCX set as RC oscillator

5.5. Programming notes

It takes at least 5 ms for the OSCX oscillation circuit to turn on until the oscillation stabilizes. When switching the CPU system clock from OSC to OSCX, the user must wait a minimum of 5ms since the OSCX oscillation is running. However, the start time varies with respect to oscillator characteristics and the condition of use. Thus the wait time depends on the application. When switching from OSCX to OSC, the user should switch clock first then turn off OSCX. If switching from OSCX to OSC and turning off OSCX in one instruction, the OSCX turn off control will be delayed for one instruction cycle automatically to prevent CPU operation error. Following is the timing of system clock switching.




Figure 1. Timing of system Clock Switching



6. System clock

The system clock varies as the clock source changes. The following table shows the instruction execution time according to each frequency of the system clock source.

	32.768 Xtal (OSC)	262K RC (OSC)	455K ceramic Xtal (OSCX)	2M RC (OSCX)	4M RC(OSCX)
Cycle time	122.07 μ s	17.778 μ s	8.79 μ s	2 μ s	1 μ s

7. Low Power Detection (LPD)

The LPD function is to monitor the supply voltage and generate an internal reset in the device. It is typically used in AC line applications or large battery where large loads may be switched in and cause the device voltage to temporarily fall below the specified operating minimum.

- Power supply voltage $V_{DD} = 2.4$ to 6.0 V
- Operating ambient temperature $T_A = -40$ to $+85$

7.1. Functions of the LPD Circuit

The LPD function is selected by OTP option.

The LPD circuit has the following functions:

- It generates an internal reset signal when $V_{DD} \leq V_{LPD}$ and $t \geq t_{LPD}$
- It cancels the internal reset signal when $V_{DD} > V_{LPD}$ or $V_{DD} \leq V_{LPD}$ and $t < t_{LPD}$

Here, V_{DD} : power supply voltage, V_{LPD} : LPD detect voltage, There are two level selected by OTP option:

- Low level: 2.4~2.6V, typical 2.5V
- High level: 3.8~4.2V, typical 4.0V
- t_{LPD} : 100us

LPD can be enabled or disabled permanently by OTP option.




Figure 2 Low voltage reset example




8. I/O PORTS

The MCU provides 16bi-directional I/O pins. Each I/O pin contains pull-up MOS controllable through programming. When every I/O is used as input, the PORT control register (PACR, PBCR,PCCR,PDCR) controls the ON/OFF of the output buffer. Every I/O pin has a internal pull up / pull low resistor, which is controlled by PULLEN, PH/PL of \$13 and data of the port. Port I/O mapping address is shown as follows:

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks	Power On
\$08	PA.3	PA.2	PA.1	PA.0	R/W	PORTA	0000
\$09	PB.3	PB.2	PB.1	PB.0	R/W	PORTB	0000
\$0A	PC.3	PC.2	PC.1	PC.0	R/W	PORTC	0000
\$0B	PD.3	PD.2	PD.1	PD.0	R/W	PORTD	0000
\$16	PA3OUT	PA2OUT	PA1OUT	PA0OUT	R/W	Set PORTA as an output port : 1,output;0,input	0000
\$17	PB3OUT	PB2OUT	PB1OUT	PB0OUT	R/W	Set PORTB as an output port : 1,output;0,input	0000
\$18	PC3OUT	PC2OUT	PC1OUT	PC0OUT	R/W	Set PORTC as an output port : 1,output;0,input	0000
\$19	PD3OUT	PD2OUT	PD1OUT	PD0OUT	R/W	Set PORTD as an output port : 1,output;0,input	0000

Equivalent Circuit for a Single I/O Pin



System register \$13

Address	Bit3	Bit2	Bit1	Bit0	R/W	Remarks	Power On
\$13	PULLEN	PH/PL	PBCFR	EINFR	R/W	Bit0:External interrupt(PA.0) rising/falling edge set Bit1:PBC interrupt rising / falling edge set Bit2:Port pull-hi/low set Bit3: Port pull-up/low enable control	0100


EINFR: 1: External Rising Edge interrupt 0: External Falling Edge interrupt,
PBCFR: 1: PBC Rising Edge interrupt 0: PBC Falling Edge interrupt,
PH/PL: 1: Port Pull up resistor ON, 0: Port Pull low resistor ON,
PULLEN: 1: Port Pull up /Pull low enable, 0: Port Pull up /Pull low disable

To turn on the pull up resistor,user must set PULLEN to 1,set PH/PL to 1,and write 1 to the port data register.
To turn on the pull low resistor,user must set PULLEN to 1,set PH/PL to 0,and write 0 to the port data register.



8.1. PORTB & PORTC interrupt

The PORTB and PORTC are used as port interrupt sources. Following is the port interrupt function block-diagram.



8.2. External INTO

PortA.0 is shared by external interrupts.

External INTO(PA.0) AND PORT B C interrupt PROGRAMMING NOTES :

- If user wants to generate an interrupt when a rising edge from GND to VDD emerges in the port, the following must be executed.
 1. Set the port as input port, fill port data register and avoid port floating.
 2. Pull low the port (Use external pull low resistance or set PULLEN to 1 and set PH/PL to 0).
 3. Set Rising Edge register. (Set PBCFR to 1 in PBC INT application. Set EINFR to 1 in EXINT application.)And further rising edge transition would not be able to make interrupt request until all of the pins return to GND in PBC INT application.

- If user wants to generate an interrupt when a falling edge from VDD to GND emerges on the port, the following must be executed.
 1. Set the port as input port, fill port data register and avoid port floating.
 2. Pull up the port (Use external pull up resistance or set PULLEN to 1 and set PH/PL to 1).
 3. Set Falling Edge register. (Set PBCFR to 0 in PBC INT application. Set EINFR to 0 in EXINT application.)And further falling edge transition would not be able to make interrupt request until all of the pins return to VDD in PBC INT application.

When PortC is shared to segment, user can only generate interrupt on PortB.



9. Timer 0

SH69P54 has one 8-bit timer. The timer consists of an 8-bit up counter and an 8-bit preload register.

The timers provide the following functions:

- Programmable internal timer function
- Read the counter values

9.1. Timer 0 configuration and operation

The timer 0 consists of an 8-bit write-only timer load register (TL0L, TL0H) and an 8-bit read-only timer counter (TC0L, TC0H). Each has low order digits and high order digits. The timer counter can be initialized by writing data into the timer load register (TL0L, TL0H). Write the low-order digit first and then the high-order digit. The timer counter is loaded with the content of the load register automatically when the high order digit is written or counts overflow happens. The timer overflow will generate an interrupt, if the interrupt enable flag is set.

The timer can be programmed in several different system clock sources by setting the Timer Mode register (TM0).

Timer 0 reads and writes operations follow these rules:

Write Operation	Read Operation
Low nibble first	High nibble first
High nibble to update the counter	Low nibble follows

9.2. Timer0 mode register (TM0)

The 8-bit counter counts prescaler overflow output pulses. TM0 are 4-bit registers used for timer control as shown in Table 1. The register selects the input clock sources in the timer.

Table 1. Timer0 Mode registers (\$02)

TM0.3	TM0.2	TM0.1	TM0.0	Prescaler	Clock Source
0	0	0	0	/2048	System clock
0	0	0	1	/512	System clock
0	0	1	0	/128	System clock
0	0	1	1	/32	System clock
0	1	0	0	/8	System clock
0	1	0	1	/4	System clock
0	1	1	0	/2	System clock
0	1	1	1	External	INT0

TM0.3 control function:

0: without Auto-Reload function

1: Auto-Reload function

9.3. Warm-up counter

The device builds in oscillator warm-up timer to eliminate unstable state of initial oscillation when oscillator starts oscillating in the following conditions:

- (1) Hardware reset
- (2) Power on reset
- (3) Low voltage reset
- (4) Wake-up from stop mode

Warm-up time interval:

(1) If RC oscillator is selected as system clock, the warm-up counter prescaler is divided by 2⁷ (128).

Example: 262K RC is system clock, warm-up time interval is 2⁷ x(1/262k)=0.489ms.

(2) If Crystal/Ceramic oscillator is selected as system clock, the warm-up counter prescaler is divided by 2¹² (4096).

Example: 8M Ceramic is system clock, warm-up time interval is 2¹² x(1/8M)=0.512ms.

So warm-up time wake from stop status is different for different system clock source.



10. Base Timer

The MCU has a base timer that is shared with the warm-up timer and the clock source is OSC (Low frequency oscillation: X'Tal 32.768KHz or RC 262KHz). After MCU is reset, it counts at every clock-input signal. When it counts to \$FF, right after next clock input, counter counts to \$00 and generates an overflow. This causes the interrupt of base timer interrupt request flag to 1. Therefore, the base timer can function as an interval timer periodically, generating overflow output as every 256th clock signal output.

The timer accepts 4096Hz or 32KHz clock, and base timer generates an accurate timing interrupt. This base time prescaler can be reset by the program for accurate timing.

This clock-input source is selected by BTM register.

Address	Bit3	Bit2	Bit1	Bit0	Function
\$03	BTM.3	BTM.2	BTM.1	BTM.0	Base timer mode register


BTM.3 = 0: Disable the base timer

BTM.3 = 1: Enable the base timer

BTM.2 = 0: Non reset the base timer

BTM.2 = 1: reset the base timer

BTM.1	BTM.0	Prescaler Ratio	Clock source
0	0	/1	4096Hz or 32KHz
0	1	/4	4096Hz or 32KHz
1	0	/8	4096Hz or 32KHz
1	1	/16	4096Hz or 32KHz





11. Watch Dog Timer (WDT)

Watch dog timer is a down-count counter, and its clock source is an independent built-in RC oscillator, so that the WDT will always run even in the STOP mode (if it is enabled). The watchdog timer automatically generates a device reset when it overflows. OTP option can enable and disable this function. The watchdog timer control registers (WDT bit2 ~ 0) select different overflow frequency. WDT bit3 is watchdog timer overflow flag.

If the Watchdog timer is enabled, the CPU will be reset when watchdog timer overflows. Repeat reads or writes WDT register (\$1E), the watchdog timer should re-count before the overflow happens.

System Register \$1E: (WDT)

	Bit 3	Bit 2	Bit 1	Bit 0	R/W	Remarks
\$1E	WDF	WDT.2	WDT.1	WDT.0	R/W R	Bit2-0: Watch dog timer control Bit3: Watchdog timer overflow flag (Read only)
	X	0	0	0	R/W	Watch dog timer-out period = 4096ms
	X	0	0	1	R/W	Watch dog timer-out period = 1024ms
	X	0	1	0	R/W	Watch dog timer-out period = 256ms
	X	0	1	1	R/W	Watch dog timer-out period = 128ms
	X	1	0	0	R/W	Watch dog timer-out period = 64ms
	X	1	0	1	R/W	Watch dog timer-out period = 16ms
	X	1	1	0	R/W	Watch dog timer-out period = 4ms
	X	1	1	1	R/W	Watch dog timer-out period = 1ms
	0	X	X	X	R	No watchdog timer overflow reset
	1	X	X	X	R	Watchdog timer overflow, WDT reset happens

Note: Watchdog timer-out period valid for $V_{DD} = 5V$.

WDF will be cleared after Power on Reset , Pin Reset or Low Power Reset.



12. LCD Driver

The LCD driver contains a controller, a voltage generator, 8 common signal pins and 30 segment driver pins. There are four different driving modes programmable: 1/8 duty & 1/4 bias, 1/6 duty & 1/3 bias, 1/5 duty & 1/3 bias and 1/4 bias & 1/3 bias. The driving mode is controlled by the system register \$15 and the power-on initialization status is 1/8 duty, 1/4 bias.

When 1/6 duty and 1/3 bias mode are used, COM7 - 8 is used as SEG32 - 31.

When 1/5 duty and 1/3 bias mode are used, COM6 - 8 is used as SEG33 - 31.

When 1/4 duty and 1/3 bias mode are used, COM5 - 8 is used as SEG34 - 31.

The LCD SEG9 - 30 can also be used as output port, it is selected by the bit 2 of the system register \$0D. When SEG9 - 30 is to be an output port, data must be written to bit 0 of the same addresses (358H-36DH). LCD RAM could be used as data memory if needed. When the "STOP" instruction is executed, the LCD will be turned off, but the data of LCD RAM keeps the same value before executing the "STOP" instruction.

12.1. LCD Control Register

Add.	Bit 3	Bit 2	Bit 1	Bit 0
\$15	LPS1	LPS0	DUTY1	DUTY0

DUTY1,0: LCD duty control

0,0: 1/8 duty, 1/4 bias

0,1: 1/6 duty, 1/3 bias


1,0: 1/5 duty, 1/3 bias

1,1: 1/4 duty, 1/3 bias

LPS1, LPS0: LCD frame frequency control. LCD clock is divided from OSC, so LCD frame frequency will change in proportion to the variation of OSC frequency.

FRAME Frequency (OSC=32768Hz)	LPS1, LPS0			
	0, 0	0, 1	1, 0	1, 1
IN 1/8 DUTY MODE	32Hz	16Hz	8Hz	4Hz
IN 1/6 DUTY MODE	34.1Hz	17.0Hz	8.5Hz	4.2Hz
IN 1/5 DUTY MODE	34.1Hz	17.0Hz	8.5Hz	4.2Hz
IN 1/4 DUTY MODE	32Hz	16Hz	8Hz	4Hz


FRAME Frequency (OSC=262KHz)	LPS1, LPS0			
	0, 0	0, 1	1, 0	1, 1
IN 1/8 DUTY MODE	256Hz	128Hz	64Hz	32Hz
IN 1/6 DUTY MODE	273Hz	136Hz	68Hz	34Hz
IN 1/5 DUTY MODE	273Hz	136Hz	68Hz	34Hz
IN 1/4 DUTY MODE	256Hz	128Hz	64Hz	32Hz



When the CPU is in STOP mode, the COMx and SEGx are pulled low. It can easily be woken up by a keyboard scan (Port interrupt). When the CPU is in HALT mode, the COMx and SEGx are normal. It can easily be woken up by base timer, timer0 or port interrupt.



12.2. LCD power



Built-in special LCD power control for LCD power modulation.

Address	Bit 3	Bit 2	Bit 1	Bit 0
\$0D	LVD	O/S2	O/S1	O/S0

O/S2: Set LCD segment/common to be LCD segment output or output ports

0: LCD segment output 1: output ports.

O/S1: Set PORTD as LCD segment or I/O PORT

0: I/O PORT 1: LCD segments.

O/S0: Set PORTC as LCD segment or I/O PORT

0: I/O PORT 1: LCD segments.

When LVD is set to 1 and the divider resistance is 270K, the LCD voltage power will be degraded to about 90% of VDD. It is designed to reduce extra LCD contrast control output pins. Then the LCD can be fitted automatically for different voltage levels by the software.

12.3. Select different divider resistance

Address	Bit 3	Bit 2	Bit 1	Bit 0
\$07	-	LCDON	RLCD1	RLCD0

LCDON: LCD on/off switch.

0: LCD off. 1: LCD on.

*When LCD is off, COM & SEG output GND in LCD application.

If LCD is off and LCD is shared to LED application, COM output VDD and SEG output GND.

RLCD1, RLCD0: LCD divider resistance control


0,0: R1=R2=R3=R4=270K(Default)

0,1: R1=R2=R3=R4=90K

1,0: R1=R2=R3=R4=30K

1,1: R1=R2=R3=R4=10K

When large LCD panel is used, user can set the value of \$07 to increase the bias current for better LCD performance. But it will cost more power, when smaller divider resistances are used. User can also use external parallel connection resistances for complex bias current.





12.4. Configuration of LCD RAM

LCD 1/4 duty, 1/3 bias (COM1 - 4, SEG1 - 34)

Address	Bit3	Bit2	Bit1	Bit0	Address	Bit3	Bit2	Bit1	Bit0
	COM4	COM3	COM2	COM1		COM4	COM3	COM2	COM1
300H	SEG1	SEG1	SEG1	SEG1	311H	SEG18	SEG18	SEG18	SEG18
301H	SEG2	SEG2	SEG2	SEG2	312H	SEG19	SEG19	SEG19	SEG19
302H	SEG3	SEG3	SEG3	SEG3	313H	SEG20	SEG20	SEG20	SEG20
303H	SEG4	SEG4	SEG4	SEG4	314H	SEG21	SEG21	SEG21	SEG21
304H	SEG5	SEG5	SEG5	SEG5	315H	SEG22	SEG22	SEG22	SEG22
305H	SEG6	SEG6	SEG6	SEG6	316H	SEG23	SEG23	SEG23	SEG23
306H	SEG7	SEG7	SEG7	SEG7	317H	SEG24	SEG24	SEG24	SEG24
307H	SEG8	SEG8	SEG8	SEG8	318H	SEG25	SEG25	SEG25	SEG25
308H	SEG9	SEG9	SEG9	SEG9	319H	SEG26	SEG26	SEG26	SEG26
309H	SEG10	SEG10	SEG10	SEG10	31AH	SEG27	SEG27	SEG27	SEG27
30AH	SEG11	SEG11	SEG11	SEG11	31BH	SEG28	SEG28	SEG28	SEG28
30BH	SEG12	SEG12	SEG12	SEG12	31CH	SEG29	SEG29	SEG29	SEG29
30CH	SEG13	SEG13	SEG13	SEG13	31DH	SEG30	SEG30	SEG30	SEG30
30DH	SEG14	SEG14	SEG14	SEG14	31EH	SEG31	SEG31	SEG31	SEG31
30EH	SEG15	SEG15	SEG15	SEG15	31FH	SEG32	SEG32	SEG32	SEG32
30FH	SEG16	SEG16	SEG16	SEG16	320H	SEG33	SEG33	SEG33	SEG33
310H	SEG17	SEG17	SEG17	SEG17	321H	SEG34	SEG34	SEG34	SEG34



LCD 1/5 duty, 1/3 bias (COM1 - 5, SEG1 - 33)

Address	Bit3	Bit2	Bit1	Bit0	Address	Bit3	Bit2	Bit1	Bit0
	COM4	COM3	COM2	COM1		-	-	-	COM5
300H	SEG1	SEG1	SEG1	SEG1	328H	-	-	-	SEG1
301H	SEG2	SEG2	SEG2	SEG2	329H	-	-	-	SEG2
302H	SEG3	SEG3	SEG3	SEG3	32AH	-	-	-	SEG3
303H	SEG4	SEG4	SEG4	SEG4	32BH	-	-	-	SEG4
304H	SEG5	SEG5	SEG5	SEG5	32CH	-	-	-	SEG5
305H	SEG6	SEG6	SEG6	SEG6	32DH	-	-	-	SEG6
306H	SEG7	SEG7	SEG7	SEG7	32EH	-	-	-	SEG7
307H	SEG8	SEG8	SEG8	SEG8	32FH	-	-	-	SEG8
308H	SEG9	SEG9	SEG9	SEG9	330H	-	-	-	SEG9
309H	SEG10	SEG10	SEG10	SEG10	331H	-	-	-	SEG10
30AH	SEG11	SEG11	SEG11	SEG11	332H	-	-	-	SEG11
30BH	SEG12	SEG12	SEG12	SEG12	333H	-	-	-	SEG12
30CH	SEG13	SEG13	SEG13	SEG13	334H	-	-	-	SEG13
30DH	SEG14	SEG14	SEG14	SEG14	335H	-	-	-	SEG14
30EH	SEG15	SEG15	SEG15	SEG15	336H	-	-	-	SEG15
30FH	SEG16	SEG16	SEG16	SEG16	337H	-	-	-	SEG16
310H	SEG17	SEG17	SEG17	SEG17	338H	-	-	-	SEG17
311H	SEG18	SEG18	SEG18	SEG18	339H	-	-	-	SEG18
312H	SEG19	SEG19	SEG19	SEG19	33AH	-	-	-	SEG19
313H	SEG20	SEG20	SEG20	SEG20	33BH	-	-	-	SEG20
314H	SEG21	SEG21	SEG21	SEG21	33CH	-	-	-	SEG21
315H	SEG22	SEG22	SEG22	SEG22	33DH	-	-	-	SEG22
316H	SEG23	SEG23	SEG23	SEG23	33EH	-	-	-	SEG23
317H	SEG24	SEG24	SEG24	SEG24	33FH	-	-	-	SEG24
318H	SEG25	SEG25	SEG25	SEG25	340H	-	-	-	SEG25
319H	SEG26	SEG26	SEG26	SEG26	341H	-	-	-	SEG26
31AH	SEG27	SEG27	SEG27	SEG27	342H	-	-	-	SEG27
31BH	SEG28	SEG28	SEG28	SEG28	343H	-	-	-	SEG28
31CH	SEG29	SEG29	SEG29	SEG29	344H	-	-	-	SEG29
31DH	SEG30	SEG30	SEG30	SEG30	345H	-	-	-	SEG30
31EH	SEG31	SEG31	SEG31	SEG31	346H	-	-	-	SEG31
31FH	SEG32	SEG32	SEG32	SEG32	347H	-	-	-	SEG32
320H	SEG33	SEG33	SEG33	SEG33	348H	-	-	-	SEG33



SH69P54

LCD 1/6 duty, 1/3 bias (COM1 - 6, SEG1 - 32)

Address	Bit3	Bit2	Bit1	Bit0	Address	Bit3	Bit2	Bit1	Bit0
	COM4	COM3	COM2	COM1		-	-	COM6	COM5
300H	SEG1	SEG1	SEG1	SEG1	328H	-	-	SEG1	SEG1
301H	SEG2	SEG2	SEG2	SEG2	329H	-	-	SEG2	SEG2
302H	SEG3	SEG3	SEG3	SEG3	32AH	-	-	SEG3	SEG3
303H	SEG4	SEG4	SEG4	SEG4	32BH	-	-	SEG4	SEG4
304H	SEG5	SEG5	SEG5	SEG5	32CH	-	-	SEG5	SEG5
305H	SEG6	SEG6	SEG6	SEG6	32DH	-	-	SEG6	SEG6
306H	SEG7	SEG7	SEG7	SEG7	32EH	-	-	SEG7	SEG7
307H	SEG8	SEG8	SEG8	SEG8	32FH	-	-	SEG8	SEG8
308H	SEG9	SEG9	SEG9	SEG9	330H	-	-	SEG9	SEG9
309H	SEG10	SEG10	SEG10	SEG10	331H	-	-	SEG10	SEG10
30AH	SEG11	SEG11	SEG11	SEG11	332H	-	-	SEG11	SEG11
30BH	SEG12	SEG12	SEG12	SEG12	333H	-	-	SEG12	SEG12
30CH	SEG13	SEG13	SEG13	SEG13	334H	-	-	SEG13	SEG13
30DH	SEG14	SEG14	SEG14	SEG14	335H	-	-	SEG14	SEG14
30EH	SEG15	SEG15	SEG15	SEG15	336H	-	-	SEG15	SEG15
30FH	SEG16	SEG16	SEG16	SEG16	337H	-	-	SEG16	SEG16
310H	SEG17	SEG17	SEG17	SEG17	338H	-	-	SEG17	SEG17
311H	SEG18	SEG18	SEG18	SEG18	339H	-	-	SEG18	SEG18
312H	SEG19	SEG19	SEG19	SEG19	33AH	-	-	SEG19	SEG19
313H	SEG20	SEG20	SEG20	SEG20	33BH	-	-	SEG20	SEG20
314H	SEG21	SEG21	SEG21	SEG21	33CH	-	-	SEG21	SEG21
315H	SEG22	SEG22	SEG22	SEG22	33DH	-	-	SEG22	SEG22
316H	SEG23	SEG23	SEG23	SEG23	33EH	-	-	SEG23	SEG23
317H	SEG24	SEG24	SEG24	SEG24	33FH	-	-	SEG24	SEG24
318H	SEG25	SEG25	SEG25	SEG25	340H	-	-	SEG25	SEG25
319H	SEG26	SEG26	SEG26	SEG26	341H	-	-	SEG26	SEG26
31AH	SEG27	SEG27	SEG27	SEG27	342H	-	-	SEG27	SEG27
31BH	SEG28	SEG28	SEG28	SEG28	343H	-	-	SEG28	SEG28
31CH	SEG29	SEG29	SEG29	SEG29	344H	-	-	SEG29	SEG29
31DH	SEG30	SEG30	SEG30	SEG30	345H	-	-	SEG30	SEG30
31EH	SEG31	SEG31	SEG31	SEG31	346H	-	-	SEG31	SEG31
31FH	SEG32	SEG32	SEG32	SEG32	347H	-	-	SEG32	SEG32



LCD 1/8 duty, 1/4 bias (COM1 - 8, SEG1 - 30)


Address	Bit3	Bit2	Bit1	Bit0	Address	Bit3	Bit2	Bit1	Bit0
	COM4	COM3	COM2	COM1		COM8	COM7	COM6	COM5
300H	SEG1	SEG1	SEG1	SEG1	328H	SEG1	SEG1	SEG1	SEG1
301H	SEG2	SEG2	SEG2	SEG2	329H	SEG2	SEG2	SEG2	SEG2
302H	SEG3	SEG3	SEG3	SEG3	32AH	SEG3	SEG3	SEG3	SEG3
303H	SEG4	SEG4	SEG4	SEG4	32BH	SEG4	SEG4	SEG4	SEG4
304H	SEG5	SEG5	SEG5	SEG5	32CH	SEG5	SEG5	SEG5	SEG5
305H	SEG6	SEG6	SEG6	SEG6	32DH	SEG6	SEG6	SEG6	SEG6
306H	SEG7	SEG7	SEG7	SEG7	32EH	SEG7	SEG7	SEG7	SEG7
307H	SEG8	SEG8	SEG8	SEG8	32FH	SEG8	SEG8	SEG8	SEG8
308H	SEG9	SEG9	SEG9	SEG9	330H	SEG9	SEG9	SEG9	SEG9
309H	SEG10	SEG10	SEG10	SEG10	331H	SEG10	SEG10	SEG10	SEG10
30AH	SEG11	SEG11	SEG11	SEG11	332H	SEG11	SEG11	SEG11	SEG11
30BH	SEG12	SEG12	SEG12	SEG12	333H	SEG12	SEG12	SEG12	SEG12
30CH	SEG13	SEG13	SEG13	SEG13	334H	SEG13	SEG13	SEG13	SEG13
30DH	SEG14	SEG14	SEG14	SEG14	335H	SEG14	SEG14	SEG14	SEG14
30EH	SEG15	SEG15	SEG15	SEG15	336H	SEG15	SEG15	SEG15	SEG15
30FH	SEG16	SEG16	SEG16	SEG16	337H	SEG16	SEG16	SEG16	SEG16
310H	SEG17	SEG17	SEG17	SEG17	338H	SEG17	SEG17	SEG17	SEG17
311H	SEG18	SEG18	SEG18	SEG18	339H	SEG18	SEG18	SEG18	SEG18
312H	SEG19	SEG19	SEG19	SEG19	33AH	SEG19	SEG19	SEG19	SEG19
313H	SEG20	SEG20	SEG20	SEG20	33BH	SEG20	SEG20	SEG20	SEG20
314H	SEG21	SEG21	SEG21	SEG21	33CH	SEG21	SEG21	SEG21	SEG21
315H	SEG22	SEG22	SEG22	SEG22	33DH	SEG22	SEG22	SEG22	SEG22
316H	SEG23	SEG23	SEG23	SEG23	33EH	SEG23	SEG23	SEG23	SEG23
317H	SEG24	SEG24	SEG24	SEG24	33FH	SEG24	SEG24	SEG24	SEG24
318H	SEG25	SEG25	SEG25	SEG25	340H	SEG25	SEG25	SEG25	SEG25
319H	SEG26	SEG26	SEG26	SEG26	341H	SEG26	SEG26	SEG26	SEG26
31AH	SEG27	SEG27	SEG27	SEG27	342H	SEG27	SEG27	SEG27	SEG27
31BH	SEG28	SEG28	SEG28	SEG28	343H	SEG28	SEG28	SEG28	SEG28
31CH	SEG29	SEG29	SEG29	SEG29	344H	SEG29	SEG29	SEG29	SEG29
31DH	SEG30	SEG30	SEG30	SEG30	345H	SEG30	SEG30	SEG30	SEG30

SEG9-30 is used as scan output port.


Address	Bit0	Address	Bit0	Address	Bit0	Address	Bit0
358H	SEG9	35EH	SEG15	364H	SEG21	36AH	SEG27
359H	SEG10	35FH	SEG16	365H	SEG22	36BH	SEG28
35AH	SEG11	360H	SEG17	366H	SEG23	36CH	SEG29
35BH	SEG12	361H	SEG18	367H	SEG24	36DH	SEG30
35CH	SEG13	362H	SEG19	368H	SEG25		
35DH	SEG14	363H	SEG20	369H	SEG26		



12.5. LCD waveform




Example the output waveform of 1/8 duty and 1/4 bias





Example 1/4 Duty 1/3 Bias




12.6. LCD SHARED TO LED APPLICATION

User can use seg & com in the application of LED matrix by otp option and configuration of LED RAM is the same as LCD RAM.

APPLICATION NOTE


The seg&com can't driver the LED matrix directly for the cause of weak driving ability. So in the LED Matrix application the driving-transistor circuit will be used such as following.

Example 1/8 Duty LED Matrix Application Circuit







12.7. LED waveform



Example 1/4 Duty 4X10 Dots



COMx' & SEGx'refer to the driving-amplified output of COMx & SEGx.

13. Read ROM DATA

Address	Bit 3	Bit 2	Bit 1	Bit 0	R/W	Remarks	Power on
\$1A	RDT.3	RDT.2	RDT.1	RDT.0	R/W	ROM Data table address / data register	0000
\$1B	RDT.7	RDT.6	RDT.5	RDT.4	R/W	ROM Data table address / data register	0000
\$1C	RDT.11	RDT.10	RDT.9	RDT.8	R/W	ROM Data table address / data register	0000
\$1D	RDT.15	RDT.14	RDT.13	RDT.12	R/W	ROM Data table address / data register	0000


The RDT register consists of a 12-bit write-only PC address load register (RDT.11 - RDT.0) and a 16-bit read-only ROM table data read-out register (RDT.15 - RDT.0).

To read out the ROM table data, users should write the ROM table address to RDT register first (high nibble first then low nibble), then after one instruction, the right data will put into RDT register automatically (write lowest nibble of address into \$1A will start the data read-out action).



14. Programmable sound generator (PSG)

PSG has channel1 and channel2. The function block diagram is shown as follows:



The PSG function provides four subfunctions for wide applications.

Programmable sound

Program sound is created by two channels. Every channel can be programmed as follows:

- Enable/Disable every channel sounds.
- Select every channel sound frequency.
- Two channel sounds are mixed into one PSG output.
- The PSG output can be controlled at 4 volume levels.

Fine noise

PSG can provide wide-band noise. The wide-band noise volume can be controlled at 4 volume levels.

Alarm


PSG can provide many alarm functions by the software. The alarm carrier frequency can be programmed individually. The alarm volume can be controlled at 4 volume levels.

Remote control

The remote control is the only expandable application for PSG sound. Since the remote control frequency is 56.13KHz or 37.92KHz, the software can select the sound frequency.

14.1. PSG subblock diagram

MPX block diagram




SEL1	SEL0	Clk source	OSC clk	PSG clk
0	0	OSC	OSC = 32.768K	32.768K
			OSC = 262K	262K
0	1	OSC/2	OSC = 32.768K	16.384K
			OSC = 262K	131K
1	0	OSCX	OSCX = 1.8M	1.8M
			OSCX = 455K	455K
1	1	OSCX/16	OSCX = 1.8M	112.5K
			OSCX = 455K	28.4K

The MPX block selects 4 clock sources as PSG clk that provides the two channel clk sources.




Channel 1



OCT1	Scaling ratio
0	1
1	1/8

Channel 1 is constructed by a 7-bit pseudo random counter. Channel 1 is enabled/disabled by CH1EN. It creates either a sound frequency or an alarm carrier frequency or a remote carrier frequency

Channel 2



OCT2	Scaling ratio
0	1
1	1/8


Channel 2 is constructed by a 15-bit pseudo random counter. Channel 2 is enabled/disabled by CH2EN

It can be a 15-bit wide-band noise generator or a 7-bit sound generator. It can also create an alarm envelope signal.

C2M	C1M	Function
0	0	CH1 is a Sound generator. CH2 is a Sound generator.
1	0	CH1 is a Sound generator. CH2 is a Noise generator.
x	1	CH1 is a Sound generator. CH2 is an Alarm mode register.



Mixer



The MIXER mixes CH1-OUT and CH2-OUT into one tone output to PA.1, PA.2, when PAM1 = 1, PAM2 = 1. Then the tone output is controlled by the volume control bit into 4 volume levels and in the end outputted by PSG.

PA.1 & PA.2 are controlled by PAM1 & PAM2

PAM2	PAM1	Function	
0	0	PA.1:I/O PORT	PA.2: I/O PORT
0	1	PA.1:PSG output	PA.2: I/O PORT
1	0	PA.1:I/O PORT	PA.2: $\overline{\text{PSG}}$ output
1	1	PA.1:PSG output	PA.2: $\overline{\text{PSG}}$ output

SEL1	SEL0	Vol. control
0	0	NO
0	1	YES
1	0	YES
1	1	YES

VOL1	VOL0	Vol. Level
0	0	1
0	1	2
1	0	3
1	1	4

Note: The user should not enable two PSG channels together to produce one tone, otherwise it will produce some unpredictable errors. If it is necessary to use 2 channels together (ie: to play two channel melody), do not allow score always be the same tones, then the unpredicted errors will not occur or it will be ignored by user.



SH69P54

The value N of divider1 is corresponding to the REG C1.6 ~ C1.0 or REG C2.14 ~ C2.8 as shown in the following table:

I SEP (C1.6 ~ C1.0) (C2.14 ~ C2.8)	N	I SEP (C1.6 ~ C1.0) (C2.14 ~ C2.8)	N	I SEP (C1.6 ~ C1.0) (C2.14 ~ C2.8)	N	I SEP (C1.6 ~ C1.0) (C2.14 ~ C2.8)	N
01	127	16	95	12	63	4B	31
02	126	2C	94	24	62	17	30
04	125	59	93	49	61	2E	29
08	124	33	92	13	60	5D	28
10	123	67	91	26	59	3B	27
20	122	4E	90	4D	58	77	26
41	121	1D	89	1B	57	6E	25
03	120	3A	88	36	56	5C	24
06	119	75	87	6D	55	39	23
0C	118	6A	86	5A	54	73	22
18	117	54	85	35	53	66	21
30	116	29	84	6B	52	4C	20
61	115	53	83	56	51	19	19
42	114	27	82	2D	50	32	18
05	113	4F	81	5B	49	65	17
0A	112	1F	80	37	48	4A	16
14	111	3E	79	6F	47	15	15
28	110	7D	78	5E	46	2A	14
51	109	7A	77	3D	45	55	13
23	108	74	76	7B	44	2B	12
47	107	68	75	76	43	57	11
0F	106	50	74	6C	42	2F	10
1E	105	21	73	58	41	5F	9
3C	104	43	72	31	40	3F	8
19	103	07	71	63	39	7F	7
72	102	0E	70	46	38	7E	6
64	101	1C	69	0D	37	7C	5
48	100	38	68	1A	36	78	4
11	99	71	67	34	35	70	3
22	98	62	66	69	34	60	2
45	97	44	65	52	33	40	1
0B	96	09	64	25	32		




14.2. Function description


PSG as sound generator

The programmable sound is one of the 4 working modes. The software designer can select up to 16 clock sources as PSG clk. And then select the CH1 and CH2 frequency divided value that is controlled by the value of REG C1.6 ~ C1.0 or C2.14 ~ C2.8. The user can select the 4 volume level controlled by VOL0, VOL1. The music tone can output both PSG and PSG. The user also can control the OCT1, OCT2 bit that shifts the music tone 3 octaves.


Example 1: CH1EN = CH2EN = 1
 OSCX = 1.8M, SEL0 = SEL1 = 1
 So PSG clk = 112kHz; Switch clk = 28kHz
 Vol. Clk = 112kHz



Example 2: CH1EN = 0; CH2EN = 1
 OSCX = 1.8M, SEL0 = SEL1 = 1
 So PSG clk = 112kHz; Switch clk = 28kHz;
 Vol. Clk = 112kHz



Example 3: CH1EN = CH2EN = 1
 OSC = 32k, SEL0 = SEL1 = 0
 So PSG clk = 32kHz; Switch clk = 32kHz
No vol. control, the VOL level is set to 4 by hardware, so software should set VOL0 = VOL1 = 1.



Note: For 32KHz operations, the volume control cannot be used, since the PWM multiplexing frequency is not high enough to switch sound! If a user wants to turn off the PSG completely, the software must disable both channels. The user should not turn off the PSG by zero wave from output. Both the CH1EN and CH2EN should be set to "0" for the low power operation mode.

Example 4

If software designer wants to create C2 (Channel 1) mixed with F5 (Channel 2) sound (For the C2, F5 sound frequency please refer to Music Table 1 and Music Table 2), VOL level = 3. Then the user can select the suggestion as follows:

- (1) The user first selects CH1EN = CH2EN = 1, C1M = C2M = 0.
- (2) The user can select OSCX = 1.8M and SEL0 = SEL1 = 1, so the PSG CLK = 112.5KHz.
- (3) Then The user can select OCT1 = 1 and the value of channel 1 LSF (C1.6 ~ C1.0) = 23, so the N = 108. Please see the Music Table 1. So the channel 1 sound frequency = $112.5\text{KHz}/8 / (2 \times 108) = 64.10\text{Hz}$ the C2 sound frequency.
- (4) Then The user can select OCT2 = 0 and the value of channel 2 LSF (C2.8 ~ C2.14) = 4F, so the N = 81. Please refer to the Music Table 1. So the channel 2 sound frequency = $112.5\text{KHz}/1 / (2 \times 81) = 694.4\text{Hz}$ the F5 sound frequency.
- (5) Lastly, the user should select the VOL1 = 1 and VOL0 = 0, so the VOL level = 3.



Note:

The designer provides two crossing tables as an appendix since the designer prefers PSG clk = 32.768K or PSG clk = 112.5K.

PSG as a noise generator

Fine noise is created by CH2. If the user wants to create the single noise, then make the CH1 music tone output. Otherwise, the user can mix the wide-band noise and the CH1 music tone into one output through the MIXER. Lastly, the user can select 4 volume levels controlled by VOL0, VOL1.


PSG as an alarm generator

When PSG is in the alarm mode, the CH1 provides the alarm carrier frequency and the CH2 provides the alarm envelope signal. Lastly the user can select 4 volume levels controlled by VOL0, VOL1. The channel 2 low nibble C2.0 ~ C2.3 will be the alarm control register. Channel 1 output would modulate with an ALARM envelope control for 32KHz or 262KHz. The carrier frequency can be programmed by PSG channel 1. In reading this alarm control register, the user can read the corresponding output envelope frequency (the 1Hz, 4Hz, 8Hz, 32Hz).

Alarm control register (OSC = 32KHz or 262KHz)

\$373	C2.3	C2.2	C2.1	C2.0	Alarm output control
	0	0	0	0	DC envelop
	X	X	X	1	1Hz output
	X	X	1	X	4Hz output
	X	1	X	X	8Hz output
	1	X	X	X	32Hz output

Figure: Alarm modulation output for OSC = 32.768KHz or OSC = 262KHz.



PSG as remote control

The remote control is only an expandable application for PSG sound. The user can select the CH1 as tone output and the CH2 will create alarm frequency envelope signal.

When PSG channel is programmed in the ALARM mode, the programmer can set ALARM mode register to "0000B". Program the adequate frequency output to PSG output. Then use PAM1 or PAM2 control the envelope of code. In this way, remote control function can be implemented easily.

The remote frequency = 56.73KHz or 37.92KHz.

The software should select OSCX = 455KHz, SEL1 = 1 and SEL0 = 0, so that the PSG CLK = 455KHz. Then select channel 1 alarm mode (C1M = 1), and OCT1 = 0, C2.0 ~ C2.3 are set to 00H. VOL1, VOL2 = 1, 1. Then select C1.6 ~ C1.0 = 7E, so that N = 6 and the PSG output frequency = 455KHz/1/ (2 X 6) = 37.92KHz. Or select C1.6 ~ C1.0 = 78, so that N = 4 and the PSG output frequency = 455KHz/1/ (2 X 4) = 56.87KHz.



15. Interrupt

4 interrupt sources are available on SH69P54:

- External interrupt (INT0)
- Timer0 interrupt
- Base timer interrupt
- Port's falling/rising edge detection interrupt (INT1)

The configuration of system register \$0:

Address	Bit 3	Bit 2	Bit 1	Bit 0	Function
\$00	IEX	IET0	IEBT	IEP	1: Enable / 0: Disable
\$01	IRQX	IRQT0	IRQBT	IRQP	1: Request / 0: No request

15.1. External Interrupt (INT0)

External interrupt is shared with the PA.0, falling/rising edge active. When the bit 3 of the register \$0 (IEX) is set to 1, the external interrupt is enabled.

15.2. Timer 0 interrupt, Base timer interrupt, Port interrupt (INT1)

If IEx = 1 then all valid interrupt requests will cause an interrupt. The overflow of timer 0 will create the interrupt of timer 0. The overflow of the Base timer will create the interrupt of the Base timer. The falling/rising edge of every port in PORTB or PORTC will create INT1 interrupt (The condition is that the other port must be input high level).


15.3. The Enable flags and Request flags

Both the Enable flags and Request flags can be read or written by the software.

But the Request flags will be set "1" by the hardware interrupt and the Enable flags will be reset by the hardware when the interrupt service routine is entered.

15.4. Interrupt Servicing Sequence Diagram:

In SH6610D CPU interrupt services routine, the user can enable any interrupt enable flag before returning from an interrupt. The frequently asked question is when the next interrupt would be serviced? Will the nesting interrupt happen? From the servicing sequence timing diagram, if interrupt request is ready and instruction execution N is IE enable. Then the interrupt can start right after the next two instructions: I1 or instruction I2 disable the interrupt request or enable flag, then interrupt service sequence would be terminated.



16. HALT and STOP Mode

After the execution of HALT instruction, The device will enter halt mode. In the halt mode, CPU will stop operating. But peripheral circuit (Timer0, BASETIMER, and watchdog timer) will keep operating.

After the execution of STOP instruction, The device will enter stop mode. In the stop mode, the whole chip (including oscillator) will stop operating without watchdog timer, if it is enabled.

In HALT mode, SH69P54 can be waked up if any interrupt occurs.

In STOP mode, SH69P54 can be waked up if port interrupt occurs or Watchdog timer overflow (when WDT is enabled).




17. Options

17.1. Bonding options

System register \$0C is reserved for the user. It is available for system developer to select 2 bonding options, and selecting a subprogram is programmed by the user.

\$0C.1 (BD 1)	\$0C.0 (BD 0)	
0	0	goto subroutine 1
0	1	goto subroutine 2 (Default)
1	0	goto subroutine 3
1	1	goto subroutine 4



SH69P54 Bonding Option

17.2. OTP option

- (a) Oscillate type:
 - 0 = 32.768K Crystal oscillator (Default)
 - 1 = 262K RC oscillator
- (b) Oscx range select:
 - 0 = 400KHz-2MHz (Default)
 - 1 = 2MHz-8MHz
- (c) Watch dog timer:
 - 0 = Enable (Default)
 - 1 = Disable
- (d) LPD Reset
 - 0= Disable (Default)
 - 1= Enable
- (e) LPD level
 - 0 = High level:4.0V (Default)
 - 1 = Low level:2.5V
- (f) LCD/LED matrix
 - 0 = LCD application (Default)
 - 1 = LED matrix application



18. Instruction set

All instructions are one cycle and one word instructions. The characteristic is memory-oriented operation.
Arithmetic and Logical Instruction

Accumulator type

Mnemonic	Instruction Code	Function	Flag Change
ADC X (, B)	00000 0bbb xxx xxxx	AC \leftarrow Mx + Ac + CY	CY
ADCM X (, B)	00000 1bbb xxx xxxx	AC, Mx \leftarrow Mx + Ac + CY	CY
ADD X (, B)	00001 0bbb xxx xxxx	AC \leftarrow Mx + Ac	CY
ADDM X (, B)	00001 1bbb xxx xxxx	AC, Mx \leftarrow Mx + Ac	CY
SBC X (, B)	00010 0bbb xxx xxxx	AC \leftarrow Mx + -Ac + CY	CY
SBCM X (, B)	00010 1bbb xxx xxxx	AC, Mx \leftarrow Mx + -Ac + CY	CY
SUB X (, B)	00011 0bbb xxx xxxx	AC \leftarrow Mx + -Ac + 1	CY
SUBM X (, B)	00011 1bbb xxx xxxx	AC, Mx \leftarrow Mx + -Ac + 1	CY
EOR X (, B)	00100 0bbb xxx xxxx	AC \leftarrow Mx \oplus Ac	
EORM X (, B)	00100 1bbb xxx xxxx	AC, Mx \leftarrow Mx \oplus Ac	
OR X (, B)	00101 0bbb xxx xxxx	AC \leftarrow Mx Ac	
ORM X (, B)	00101 1bbb xxx xxxx	AC, Mx \leftarrow Mx Ac	
AND X (, B)	00110 0bbb xxx xxxx	AC \leftarrow Mx & Ac	
ANDM X (, B)	00110 1bbb xxx xxxx	AC, Mx \leftarrow Mx & Ac	
SHR	11110 0000 000 0000	0 \rightarrow AC [3] ; AC [0] \rightarrow CY ; AC shift right one bit	CY

Immediate Type

Mnemonic	Instruction Code	Function	Flag Change
ADI X, I	01000 iiii xxx xxxx	AC \leftarrow Mx + I	CY
ADIM X, I	01001 iiii xxx xxxx	AC, Mx \leftarrow Mx + I	CY
SBI X, I	01010 iiii xxx xxxx	AC \leftarrow Mx + -I + 1	CY
SBIM X, I	01011 iiii xxx xxxx	AC, Mx \leftarrow Mx + -I + 1	CY
EORIM X, I	01100 iiii xxx xxxx	AC, Mx \leftarrow Mx \oplus I	
ORIM X, I	01101 iiii xxx xxxx	AC, Mx \leftarrow Mx I	
ANDIM X, I	01110 iiii xxx xxxx	AC, Mx \leftarrow Mx & I	

Decimal Adjust

Mnemonic	Instruction Code	Function	Flag Change
DAA X	11001 0110 xxx xxxx	AC; Mx \leftarrow Decimal adjust for add.	CY
DAS X	11001 1010 xxx xxxx	AC; Mx \leftarrow Decimal adjust for sub.	CY



Transfer Instruction

Mnemonic	Instruction Code	Function	Flag Change
LDA X (, B)	00111 0bbb xxx xxxx	AC ← Mx	
STA X (, B)	00111 1bbb xxx xxxx	Mx ← AC	
LDI X, I	01111 iiii xxx xxxx	AC, Mx ← I	

Control Instruction

Mnemonic	Instruction Code	Function	Flag Change
BAZ X	10010 xxxx xxx xxxx	PC ← X if AC = 0	
BNZ X	10000 xxxx xxx xxxx	PC ← X if AC ≠ 0	
BC X	10011 xxxx xxx xxxx	PC ← X if CY = 1	
BNC X	10001 xxxx xxx xxxx	PC ← X if CY ≠ 1	
BA0 X	10100 xxxx xxx xxxx	PC ← X if AC (0) = 1	
BA1 X	10101 xxxx xxx xxxx	PC ← X if AC (1) = 1	
BA2 X	10110 xxxx xxx xxxx	PC ← X if AC (2) = 1	
BA3 X	10111 xxxx xxx xxxx	PC ← X if AC (3) = 1	
CALL X	11000 xxxx xxx xxxx	ST ← CY ; PC + 1 PC ← X (Not include p)	
RTNW H, L	11010 000h hhh I I I I	PC ← ST ; TBR ← hhhh; AC ← I I I I	
RTNI	11010 1000 000 0000	CY ; PC ← ST	CY
HALT	11011 0000 000 0000		
STOP	11011 1000 000 0000		
JMP X	1110p xxxx xxx xxxx	PC ← X (Include p)	
TJMP	11110 1111 111 1111	PC ← (PC11-C8) (TBR) (AC)	
NOP	11111 1111 111 1111	No Operation	

Where

PC	Program counter	I	Immediate data	p	ROM page = 0
AC	Accumulator	⊕	Logical exclusive OR	ST	Stack
-AC	Complement of accumulator		Logical OR	TBR	Table Branch Register
CY	Carry flag	&	Logical AND		
Mx	Data memory	bbb	RAM bank = 000		



Absolute Maximum Rating*

DC Supply Voltage -0.3V to + 7.0V

Input Voltage -0.3V to V_{DD} + 0.3V

Operating Ambient Temperature -40 to + 85

Storage Temperature -55 to + 125

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability

DC Electrocal Characteristics

(V_{DD} = 3.0V ,GND = 0V, T_A = 25 , Fosc = 32.768KHz, Foscx is not used, LCD voltage divider resistor =270K,1/4 LCD bias, unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Operating Voltage	V _{DD}	2.4	3	6	V	
Operating Current	I _{OP1}	-	12	22	μA	All output pins unload execute NOP instruction, LCD off, WDT off,
Operating Current	I _{OP2}	-	0.3	0.5	mA	All output pins unloaded, OSCX as system clock, Foscx=4MHz (Execute NOP instruction)
Standby Current	I _{SB1}	-	4	6	μA	All output pins unload (HALT mode), WDT off, LPD off, LCD off
Standby Current	I _{SB1H}	-	400	600	μA	All output pins unload, (HALT mode) OSCX as system clock, Foscx=4MHz WDT off, ADC disable
Standby Current	I _{SB2}	-	-	1	μA	All output pins unload (STOP mode), LCD off, WDT off
Input High Voltage	V _{IH}	0.7 X V _{DD} 0.8 X V _{DD}	-	V _{DD} + 0.3	V	PORTA~PORTD INT0, $\overline{\text{RESET}}$, TEST (Schmitt trigger input)
Input Low Voltage	V _{IL}	-0.3	-	0.3 X V _{DD} 0.2 X V _{DD}	V	PORTA~PORTD INT0, $\overline{\text{RESET}}$, TEST (Schmitt trigger input)
Output High Voltage	V _{OH1}	0.7 X V _{DD}	-	-	V	PORTA.0,PORTA.3,PORTB~D (I _{OH} = -2mA)
Output Low Voltage	V _{OL1}	-	-	0.2 X V _{DD}	V	PORTA.0, PORTA.3, PORTB~D (I _{OL} = 2mA)
Output High Voltage	V _{OH2}	0.7 X V _{DD}	-	-	V	PORTA.1~2 or Alarm output, I _{OH} = -5mA
Output Low Voltage	V _{OL2}	-	-	0.2 X V _{DD}	V	PORTA.1~2 or Alarm output, I _{OL} = 5mA
Output High Voltage	V _{OH3}	V _{DD} - 0.6	-	-	V	SEGx to be output port or LED SEGx I _{OH} = -1mA
Output Low Voltage	V _{OL3}	-	-	0.6	V	SEGx to be output port or LED SEGx, I _{OL} = 1mA
Output High Voltage	V _{OH4}	V _{DD} - 0.6	-	-	V	LED COMx, I _{OH} = -100μA
Output Low Voltage	V _{OL4}	-	-	GND + 0.6	V	LED COMx, I _{OL} = 2.5mA
LCD Driving on resistor	R _{ON}		5		KΩ	LCD COMx, LCD SEGx, the voltage variation of V1,V2,V3,V4 is less than 0.2V.
Pull-high Resistance	R _{PH}	-	200	-	KΩ	PORTA~D,
Pull-low Resistance	R _P L	-	200	-	KΩ	PORTA~D,
WDT Current	I _{WDT}			10	μA	
LCD Lighting	I _{LCD}	-	8	10	μA	
LCD voltage divider resistor	R _{LCD}	-	270 90 30 10	-	KΩ	RLCD1,RLCD0=0,0 RLCD1,RLCD0=0,1 RLCD1,RLCD0=1,0 RLCD1,RLCD0=1,1



DC Electrocal Characteristics

(V_{DD} = 5.0V, GND= 0V, T_A = 25 , F_{osc} =32.768KHz, F_{oscx} is not used, LCD voltage divider resistor =270K, 1/4 LCD bias, unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Operating Voltage	V _{DD}	2.4	5	6	V	
Operating Current	I _{OP1}	-	22	42	μA	All output pins unload execute NOP instruction, LCD off, WDT off
Operating Current	I _{OP2}	-	1.5	2	mA	All output pins unloaded, OSCX as system clock, F _{oscx} =8MHz (Execute NOP instruction)
Standby Current	I _{SB1}	-	7	12	μA	All output pins unload (HALT mode), WDT off, LPD off
Standby Current	I _{SB1H}	-	600	800	μA	All output pins unload, (HALT mode), OSCX as system clock, F _{oscx} =8MHz WDT off, ADC disable
Standby Current	I _{SB2}	-	-	1	μA	All output pins unload (STOP mode), LCD off, WDT off
Input High Voltage	V _{IH}	0.7 X V _{DD} 0.8 X V _{DD}	-	V _{DD} + 0.3	V	PORTA~PORTD INT0, $\overline{\text{RESET}}$, TEST (Schmitt trigger input)
Input Low Voltage	V _{IL}	-0.3	-	0.3 X V _{DD} 0.2 X V _{DD}	V	PORTA~PORTD INT0, $\overline{\text{RESET}}$, TEST (Schmitt trigger input)
Pull-high Resistance	R _{PH}	-	150	-	KΩ	PORTA~D,
Pull-low Resistance	R _{PL}	-	150	-	KΩ	PORTA~D,
WDT Current	I _{WDT}			20	μA	
LCD Lighting	I _{LCD}	-	12	15	μA	



AC Characteristics ($V_{DD} = 3.0V$, $GND = 0V$, $T_A = 25$, $F_{osc} = 32.768KHz$ CRYSTAL, unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Oscillation Start Time	tSTT	-	1	2	s	

AC Characteristics ($GND = 0V$, $T_A = 25$, $F_{osc} = 262KHz$ RC, F_{oscx} stop, unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Frequency Variation	$ \Delta F /F$	-	-	20	%	Include supply voltage and chip-to-chip variation

AC Characteristics ($GND = 0V$, $T_A = 25$, $F_{oscx} = 8MHz$ RC, unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Frequency Variation	$ \Delta F /F$	-	-	20	%	Include supply voltage and chip-to-chip variation


Low Power Detect Electrical Characteristics

$V_{DD} = 2.4\sim 6V$, $GND = 0V$, $T_A = 25^{\circ}C$, $F_{osc} = 8MHz$, unless otherwise specified.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
LPD Voltage(Low)	VLPD1	2.4	2.5	2.6	V	LPD option=1
LPD Voltage(High)	VLPD2	3.8	4.0	4.2	V	LPD option=1
Low power detect ignore time	tLPD	100			us	LPD enable and $V_{DD} < V_{LPD}$

■ **Timing Waveform**

System Clock Timing Waveform







■ RC oscillator Characteristics Graphs

(1) Typical RC oscillator Resistor vs. Frequency: (for reference only)

(a) Fosc vs. Frequency




Resistor vs. FOSC, VDD=5.0V




Resistor vs. FOSC, VDD=3.0V



(b) Foscx vs. Frequency



Resistor vs. FOSC X, VDD=5.0V




Resistor vs. FOSC X, VDD=3.0V



In System Programming Notice for OTP

For COB(chip on Board) assembling mode, the In System Programming technology is valid for OTP chip of SinoWealth Co.. The Programming Interface of OTP chip must be left on user's application PCB, and users can assemble all components including OTP chip in application PCB before programming OTP chip first. Of course it is accessible that bonding OTP chip only first, then programming code, and assembling the others components at last. Because the programming timing of Programming Interface is very sensitive, so four jumpers are needed (VDD, VPP, SDA, SCK) to separate programming pins from application circuit just as following diagram.



The recommended step is as following for these jumpers:

- 1) The jumper is Open to separate programming pins from application circuit before programming code.
- 2) Connect the programming interface with OTP Writer and Begin Programming code.
- 3) Disconnect OTP writer and short these jumpers when programming is finished.


For more detail information please refer to the OTP writer user manual.



Application Circuit (for reference only)


AP1:

- OSC: Crystal oscillator 32.768KHz (code option)
- OSCX: Ceramic oscillator 455KHz
- PORTB: I/O
- PORTA.1, PORTA.2: ALARM output
- LCD: Internal LCD 1/8 duty, 1/4 bias



AP2:


- OSC: RC oscillator 262KHz (code option)
- LCD: Internal LCD 1/4 duty, 1/3 bias
- PORTA, PORTB: I/O
- PORTA.0: External interrupt






AP3:

OSC: Crystal oscillator 32.768KHz (code option)
 OSCX: RC oscillator 1.8MHz
 PORTB,PORTC,PORTD: I/O
 PORTA.1: PSG output
 PORTA.2: $\overline{\text{PSG}}$ output



AP4:

Large LCD panel: If internal different bias resistor (10 KΩ, 30 KΩ, 90 KΩ, 270 KΩ) don't meet request, user can use External LCD bias





Music Table 1.

Following is the music scale reference table for channel 1 (or channel 2) under OSCX = 1.8MHz. (Up to 6 octaves are possible)
 Music scale data for 1.8M OSCX and SEL0 = SEL1 = 1

Note	Ideal freq.	N	OCT1/OCT2	LSFR (C1.6~C1.0) (C2.14~C2.8)	Real freq.	Error%	Note	Ideal freq.	N	OCT1/OCT2	LSFR (C1.6~C1.0) (C2.14~C2.8)	Real freq.	Error%
B1	61.73	114	1	42	61.68	-0.08	B4	493.88	114	0	42	493.42	-0.09
C2	65.10	108	1	23	65.10	0.01	C5	523.25	108	0	23	520.83	-0.46
#C2	69.29	101	1	64	69.62	0.47	#C5	554.35	101	0	64	556.93	0.47
D2	73.42	96	1	0B	73.24	-0.24	D5	587.33	96	0	0B	585.94	-0.24
#D2	77.78	90	1	4E	78.13	0.44	#D5	622.24	90	0	4E	625.00	0.44
E2	82.41	85	1	54	82.72	0.38	E5	659.26	85	0	54	661.77	0.38
F2	87.31	81	1	4F	86.81	-0.58	F5	698.46	81	0	4F	694.44	-0.58
#F2	92.50	76	1	74	92.52	0.02	#F5	739.97	76	0	74	740.13	0.02
G2	98.00	72	1	43	97.66	-0.35	G5	783.99	72	0	43	781.25	-0.35
#G2	103.82	68	1	38	103.40	-0.40	#G5	830.59	68	0	38	827.21	-0.41
A2	110.00	64	1	9	109.86	-0.13	A5	880.00	64	0	9	878.91	-0.12
#A2	116.54	60	1	13	117.19	0.56	#A5	932.31	60	0	13	937.50	0.56
B2	123.47	57	1	1B	123.36	-0.09	B5	987.77	57	0	1B	986.84	-0.09
C3	130.81	54	1	5A	130.21	-0.46	C6	1046.48	54	0	5A	1041.67	-0.46
#C3	138.59	51	1	56	137.87	-0.52	#C6	1108.71	51	0	56	1102.94	-0.52
D3	146.83	48	1	37	146.48	-0.24	D6	1174.63	48	0	37	1171.88	-0.24
#D3	155.56	45	1	3D	156.25	0.44	#D6	1244.48	45	0	3D	1250.00	0.44
E3	164.81	43	1	76	163.52	-0.79	E6	1318.48	43	0	76	1308.14	-0.78
F3	174.61	40	1	31	175.78	0.67	F6	1396.88	40	0	31	1406.25	0.67
#F3	184.99	38	1	46	185.03	0.02	#F6	1479.95	38	0	46	1480.26	0.02
G3	196.00	36	1	1A	195.31	-0.35	G6	1567.95	36	0	1A	1562.50	-0.35
#G3	207.65	34	1	69	206.80	-0.41	#G6	1661.18	34	0	69	1654.41	-0.41
A3	220.00	32	1	25	219.73	-0.12	A6	1759.96	32	0	25	1757.81	-0.12
#A3	233.08	30	1	17	234.38	0.56	#A6	1864.62	30	0	17	1875.00	0.56
B3	246.94	28	1	5D	251.12	1.69	B6	1975.49	28	0	5D	2008.93	1.69
C4	261.63	27	1	3B	260.42	-0.46	C7	2092.96	27	0	3B	2083.33	-0.46
#C4	277.18	25	1	6E	281.25	1.47	#C7	2217.41	25	0	6E	2250.00	1.47
D4	293.66	24	1	5C	292.97	-0.24	D7	2349.27	24	0	5C	2343.75	-0.24
#D4	311.12	23	1	39	305.71	-1.74	#D7	2488.96	23	0	39	2445.65	-1.74
E4	329.63	21	1	66	334.82	1.58	E7	2636.96	21	0	66	2678.57	1.58
F4	349.23	20	1	4C	351.56	0.67	F7	2793.77	20	0	4C	2812.50	0.67
#F4	369.99	19	1	19	370.07	0.02	#F7	2959.89	19	0	19	2960.53	0.02
G4	392.00	18	1	32	390.63	-0.35	G7	3135.90	18	0	32	3125.00	-0.35
#G4	415.30	17	1	65	413.60	-0.41	#G7	3322.37	17	0	65	3308.82	-0.41
A4	440.00	16	1	4A	439.45	-0.12	A7	3519.93	16	0	4A	3515.63	-0.12
#A4	466.15	15	1	15	468.75	0.56	#A7	3729.23	15	0	15	3750.00	0.56
B4	493.88	14	1	2A	502.23	1.69	B7	3950.98	14	0	2A	4017.86	1.69




Music Table 2.

Following is the music scale reference table for channel 1 (or channel 2) under OSC = 32.768KHz. (Up to 4 octaves are possible) Music scale data for 32K OSC and SEL0 = SEL1 = 0

Note	Ideal freq.	N	OCT1 /OCT2	LSFR (C1.6~C1.0) (C2.14~C2.8)	Real freq.	Error%	Note	Ideal freq.	N	OCT1 /OCT2	LSFR (C1.6~C1.0) (C2.14~C2.8)	Real freq.	Error%
A1	55.00	37	1	0D	55.35	0.64	C4	261.63	63	0	12	260.06	-0.60
#A1	58.27	35	1	34	58.51	0.42	#C4	277.18	59	0	26	277.70	0.19
B1	61.73	33	1	52	62.06	0.54	D4	293.66	56	0	36	292.57	-0.37
C2	65.41	31	1	4B	66.07	1.00	#D4	311.12	53	0	35	309.13	-0.64
#C2	69.29	30	1	17	68.27	-1.48	E4	329.63	50	0	2D	327.68	-0.59
D2	73.42	28	1	5D	73.14	-0.38	F4	349.23	47	0	6F	348.60	-0.18
#D2	77.78	26	1	77	78.77	1.27	#F4	369.99	44	0	7B	372.36	0.64
E2	82.41	25	1	6E	81.92	-0.60	G4	392.00	42	0	6C	390.10	-0.49
F2	87.31	23	1	39	89.04	1.99	#G4	415.30	39	0	63	420.10	1.16
#F2	92.50	22	1	73	93.09	0.64	A4	440.00	37	0	0D	442.81	0.64
G2	98.00	21	1	66	97.52	-0.49	#A4	466.15	35	0	34	468.11	0.42
#G2	103.82	20	1	4C	102.40	-1.37	B4	493.88	33	0	52	496.49	0.53
A2	110.00	19	1	19	107.79	-2.01	C5	523.25	31	0	4B	528.52	1.01
#A2	116.54	18	1	32	113.78	-2.37	#C5	554.35	30	0	17	546.13	-1.48
B2	123.47	17	1	65	120.47	-2.43	D5	587.33	28	0	5D	585.14	-0.37
C3	130.81	16	1	4	128.00	-2.15	#D5	622.24	26	0	77	630.15	1.27
#C3	138.59	15	1	0C	136.53	-1.48	E5	659.26	25	0	6E	655.36	-0.59
D3	146.83	112	0	0A	146.29	-0.37	F5	698.46	23	0	39	712.35	1.99
#D3	155.56	105	0	1E	156.04	0.31	#F5	739.97	22	0	73	744.73	0.64
E3	164.81	99	0	11	165.50	0.42	G5	783.99	21	0	66	780.19	-0.49
F3	174.61	94	0	2C	174.30	-0.18	#G5	830.59	20	0	4C	819.20	-1.37
#F3	184.99	89	0	1D	184.09	-0.49	A5	880.00	19	0	19	862.32	-2.01
G3	196.00	84	0	29	195.05	-0.49	#A5	932.31	18	0	32	910.22	-2.37
#G3	207.65	79	0	3E	207.39	-0.12	B5	987.77	17	0	65	963.77	-2.43
A3	220.00	74	0	50	221.41	0.64	C6	1046.48	16	0	4A	1024.00	-2.15
#A3	233.08	70	0	0E	234.06	0.42	#C6	1108.71	15	0	15	1092.27	-1.48
B3	246.94	66	0	62	248.24	0.53	D6	1174.63	14	0	2A	1170.29	-0.37



Bonding Diagram



Substrate connects to GND.


unit: μm

Pad No.	Designation	X (μm)	Y (μm)	Pad No.	Designation	X (μm)	Y (μm)
1	PD 3/SEG8	-874	-908	29	COM1	666	908
2	PD 2/SEG7	-735	-908	30	COM2	546	908
3	PD 1/SEG6	-610	-908	31	COM3	426	908
4	PD 0/SEG5	-485	-908	32	COM4	311	908
5	PC 3/SEG4	-360	-908	33	C5/S34	196	908
6	PC 2/SEG3	-235	-908	34	C6/S33	81	908
7	PC 1/SEG2	-110	-908	35	C7/S32	-34	908
8	PC 0/SEG1	15	-908	36	C8/S31	-149	908
9	PB 3	140	-908	37	SEG30	-264	908
10	PB 2	265	-908	38	SEG29	-379	908
11	PB 1	385	-908	39	SEG28	-499	908
12	PB 0	505	-908	40	SEG27	-619	908
13	PA 3	625	-908	41	SEG26	-749	908
14	PA 2	745	-908	42	SEG25	-879	908
15	PA 1	875	-908	43	SEG24	-1011	902.5
16	PA 0	1005	-908	44	SEG23	-1011	772.5
17	GND	873	-581	45	SEG22	-1011	642.5
	BD0	969	-581	46	SEG21	-1011	522.5
18	VDD	969	-365	47	SEG20	-1011	402.5
	BD1	969	-461	48	SEG19	-1011	287.5
19	OSCXI	1011	-235	49	SEG18	-1011	172.5
20	OSCXO	1011	-120	50	SEG17	-1011	57.5
21	OSCI	1011	-5	51	SEG16	-1011	-57.5
22	OSCO	1011	110	52	SEG15	-1011	-172.5
23	TEST	1011	225	53	SEG14	-1011	-287.5
24	RESET	1011	340	54	SEG13	-1011	-402.5
25	V4	1011	518	55	SEG12	-1011	-522.5
26	V3	1011	648	56	SEG11	-1011	-642.5
27	V2	1011	778	57	SEG10	-1011	-772.5
28	V1	1011	908	58	SEG9	-1011	-902.5



Package Informations
QFP 64L Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches	Dimensions in mm
A	0.130 Max.	3.30 Max.
A ₁	0.004 Min.	0.10 Min.
A ₂	0.112 ± 0.005	2.85 ± 0.13
b	0.016 +0.004 -0.002	0.40 +0.10 -0.05
c	0.006 +0.004 -0.002	0.15 +0.10 -0.05
D	0.551 ± 0.005	14.00 ± 0.13
E	0.787 ± 0.005	20.00 ± 0.13
\square	0.039 ± 0.006	1.00 ± 0.15
G _D	0.693 NOM.	17.60 NOM.
G _E	0.929 NOM.	23.60 NOM.
H _D	0.740 ± 0.012	18.80 ± 0.31
H _E	0.976 ± 0.012	24.79 ± 0.31
L	0.047 ± 0.008	1.19 ± 0.20
L ₁	0.095 ± 0.008	2.41 ± 0.20
y	0.006 Max.	0.15 Max.
θ	0° ~ 12°	0° ~ 12°

Notes:

1. Dimensions D & E do not include resin fins.
2. Dimensions G_D & G_E are for PC Board surface mount pad pitch design reference only.



Ordering Information

Part No.	Package
SH69P54H	CHIP FORM
SH69P54F	QFP 64L

Product SPEC. Change Notice

SH69P54 Specification Revision History		
Version	Content	Date
0.3	Bonding diagram added. Application circuit added. RC oscillator Characteristics Graphs added.	Oct.2003
0.2	Add 5-COM LCD & 6-COM LCD driving. Oscx up to 8MHz.	Mar.2003
0.1	Original	Dec.2002