



LC74FCT16245T, 74FCT162245T

Function Block Diagram



A02708



A02708

Pin Functions

Pin	Function
$\times \overline{OE}$	Output enable input (active low)
$\times DIR$	Direction control input
$\times AX$	A side input or three-state output
$\times BX$	B side input or three-state output

Specifications

Absolute Maximum Ratings*1

Parameter	Symbol	Conditions	Ratings	Unit
Pin voltage referenced to GND	V_{TERM}^{*2}		-0.5 to +7.0	V
Pin voltage referenced to GND	V_{TERM}^{*3}		-0.5 to $V_{CC} + 0.5$	V
Operating temperature	T_{opr}		-40 to +85	°C
Temperature when bias is applied	T_{BIAS}		-55 to +125	°C
Storage temperature	T_{stg}		-55 to +125	°C
Power dissipation	P_T		*4	W
DC output current	I_{OUT}		-60 to +60	mA

- Note: 1. Applying stresses in excess of the absolute maximum ratings may permanently damage the device. The values specified here are stress ratings only, and do not refer to operation under conditions outside either these conditions or the operating conditions. Operating for extended periods at the absolute maximum ratings may adversely influence device reliability. Unless otherwise specified, pin voltages must not exceed $V_{CC} + 0.5 V$.
 2. All pins except the FCT162xxxT output and I/O pins
 3. All FCT162xxxT output and I/O pins
 4. See Figure 1.

Function Truth Table*

Input		Output
$\times \overline{OE}$	$\times DIR$	
L	L	Bus B data output to bus A
L	H	Bus A data output to bus B
H	X	High-impedance state.

Note: * H = High level
 L = Low level
 X = Don't care




Figure 1

Capacitances (Ta = 25°C)

Parameter*	Symbol	Conditions	min	typ	max	Unit
Input capacitance	C_{IN}			5.5	8.0	pF
I/O capacitance	$C_{I/O}$			4.5	6.0	pF

Note: * These capacitance values are logic values, and are not tested.

LC74FCT16245T, 74FCT162245T

Power Supply Current Characteristics

Parameter	Symbol	Conditions*1	min	typ*2	max	Unit
Quiescent current high-level TTL inputs	ΔI_{CC}	$V_{CC} = \max, V_{IN} = 3.4 V^{*3}$		0.5	1.5	μA
Operating supply current*4	I_{CCD}	$V_{CC} = \max$, outputs open, $\times \overline{OE} = \times DIR = GND$, toggling a single input, 50% duty cycle		100	160	$\mu A/MHz$
Total supply current*6	I_C	$V_{CC} = \max$, outputs open, $f_i = 10 MHz$, $\times \overline{OE} = \times DIR = GND$, toggling a single bit, 50% duty cycle		0.7	2.5	mA
		$V_{CC} = \max$, outputs open, $f_i = 2.5 MHz$, $\times \overline{OE} = \times DIR = GND$, toggling a 16 bits, 50% duty cycle		2.5	5.5^{*5}	
		$V_{CC} = \max$, outputs open, $f_i = 2.5 MHz$, $\times \overline{OE} = \times DIR = GND$, toggling a 16 bits, 50% duty cycle		6.5	17.5^{*5}	

Note: 1. Values stipulated in the electrical characteristics for the corresponding product must be used for the test conditions for the maximum and minimum values.

- Typical values are values for $V_{CC} = 5.0 V$, and at an ambient temperature of $+25^\circ C$.
- For the TTL drive inputs ($V_{IN} = 3.4 V$), connect all the other inputs to V_{CC} or GND.
- Although this parameter cannot be directly measured, it is provided for calculating the total power dissipation.
- The values for these conditions are values with respect to the I_{CC} rating. Although these values are guaranteed, they are not tested.
- $I_C + I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C + I_{CC} + \Delta I_{CC} \cdot D_H \cdot N_T + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$
 $I_{CC} =$ Quiescent current (I_{CCL} , I_{CCH} , and I_{CCZ})
 $\Delta I_{CC} =$ Supply current for the high-level TTL inputs ($V_{IN} = 3.4 V$)
 $D_H =$ Duty cycle for the high-level TTL inputs
 $N_T =$ The number of TTL inputs in D_H
 $I_{CCD} =$ Operating current due to input transition pairs (HLH or LHL)
 $f_{CP} =$ Clock frequency for register devices (zero for non-register devices)
 $N_{CP} =$ The number of clocks input in f_{CP}
 $f_i =$ Input frequency
 $N_i =$ The number of inputs in f_i .


LC74FCT16245T/162245T Switching Characteristics in the Operating Ranges

Parameter	Symbol	Conditions*1	min	typ	max	Unit
Transmission delay (From A to B or from B to A)	t_{PLH} , t_{PHL}	$C_L = 50 pF, R_L = 500 \Omega$	1.5		7.0	ns
Output enable time (From $\times \overline{OE}$ to A or B)	t_{PZH}^{*1} , t_{PZL}^{*1}		1.5		12.0	ns
Output disable time (From $\times \overline{OE}$ to A or B)	t_{PHZ}^{*1} , t_{PLZ}^{*1}		1.5		7.5	ns
Output enable time (From $\times DIRS$ to A or B*3)	t_{PZH}^{*2} , t_{PZL}^{*2}		1.5		9.5	ns
Output disable time (From $\times DIRS$ to A or B*3)	t_{PHZ}^{*2} , t_{PLZ}^{*2}		1.5		7.5	ns
Output skew*4	$t_{SK} (O)$				0.5	ns

- Note: 1. See the figures for the test circuit and waveforms.
- Although the minimum values are guaranteed, the transmission delay is not tested.
 - Although these items are guaranteed, they are not tested.
 - The skew between two outputs in the same package switched in the same direction. This parameter is a design guarantee.

LC74FCT16245T, 74FCT162245T


Pin Assignment



Top view

Test Circuit and Waveform Diagrams

Test Circuit for All Outputs




A02711

Switch Positions


Test	Switch
Open drain, Disable low level, Enable low level	Closed
All other tests	Open

Definitions: C_L = Load capacitance: including the jig and probe capacitances
 R_T = Terminating resistance: equivalent to the pulse generator's Z_{out} .


Setup, Hold, and Release Timing




Transmission Delay



Pulse Width



Enable and Disable Timing



- Note: 1. These diagrams are for the input enable low level and the input control disable high level cases.
 2. Pulse generator setup for all pulses: rate ≤ 1.0 MHz, $Z_o \leq 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1995. Specifications and information herein are subject to change without notice.