# 93LCS56/66

2K/4K 2.5V Microwire® Serial EEPROM with Software Write Protect

FEATURES

- Single supply with programming operation down to 2.5V
- Low power CMOS technology
  - 1 mA active current typical
  - 5 µA standby current (typical) at 3.0V
- x16 memory organization
  - 128x16 (93LCS56)
  - 256x16 (93LCS66)
- Software write protection of user defined memory space
- Self timed erase and write cycles
- Automatic ERAL before WRAL
- Power on/off data protection
- Industry standard 3-wire serial I/O
- Device status signal during E/W
- Sequential READ function
- 1,000,000 E/W cycles guaranteed
- Data retention > 200 years
- 8-pin PDIP/SOIC and 14-pin SOIC packages
- Temperature ranges supported
  - Commercial (C):   0˚C to +70˚C
 - Industrial (I):   -40˚C to +85˚C

BLOCK DIAGRAM

DESCRIPTION

The Microchip Technology Inc. 93LCS56/66 are low voltage Serial Electrically Erasable PROMs with memory capacities of 2K bits/4K bits respectively. A write protect register is included in order to provide a user defined region of write protected memory. All memory locations greater than or equal to the address placed in the write protect register will be protected from any attempted write or erase operation. It is also possible to protect the address in the write protect register permanently by using a one time only instruction (PRDS). Any attempt to alter data in a register whose address is equal to or greater than the address stored in the protect register will be aborted. Advanced CMOS technology makes this device ideal for low power non-volatile memory applications.

PACKAGE TYPES

Microwire is a registered trademark of National Semiconductor Incorporated.

93LCS56/66

1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

Vcc 7.0V
All inputs and outputs w.r.t. Vss ....-0.6V to Vcc +1.0V
Storage temperature .... -65˚C to +150˚C
Ambient temp. with power applied................. -65˚C to +125˚C
Soldering temperature of leads (10 seconds) .... +300˚C
ESD protection on all pins..4 kV

*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: PIN FUNCTION TABLE

Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
PE	Program Enable
PRE	Protect Register Enable
VCC	Power Supply

TABLE 1-2: DC AND AC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Max	Units	Conditions
		Vcc = +2.5V to +6.0V Commercial(C): Tamb = 0˚C to +70˚C Industrial (I): Tamb = -40˚C to +85˚C			
High level input voltage	V_{IH}	2.0	Vcc +1	V	Vcc ≥ 2.5V
Low level input voltage	V_{IL}	-0.3	0.8	V	Vcc ≥ 2.5V
Low level output voltage	V_{OL1}	—	0.4	V	I_{OL} = 2.1 mA; Vcc = 4.5V
	V_{OL2}	—	0.2	V	I_{OL} = 100 µA; Vcc = 2.5V
High level output voltage	V_{OH1}	2.4	—	V	I_{OH} = -400µA; Vcc = 4.5V
	V_{OH2}	Vcc-0.2	—	V	I_{OH} = -100µA; Vcc = 2.5V
Input leakage current	I_{LI}	-10	10	µA	V_{IN} = 0.1V to Vcc
Output leakage current	I_{LO}	-10	10	µA	V_{OUT} = 0.1V to Vcc
Pin capacitance (all inputs/outputs)	C_{IN}, C_{OUT}	—	7	pF	V_{IN}/V_{OUT} = 0V (Note 1 & 2) Tamb = +25˚C; F_{CLK} = 1 MHz
Operating current	ICC Write	—	3	mA	F_{CLK} = 2 MHz; Vcc = 3.0V (Note 2)
	ICC Read	—	1 500	mA µA	F_{CLK} = 2 MHz; Vcc = 6.0V F_{CLK} = 1 MHz; Vcc = 3.0V
Standby current	I_{CCS}	—	100 30	µA µA	CLK = CS = 0V; Vcc = 6.0V CLK = CS = 0V; Vcc = 3.0V DI = PE = PRE = Vss
Clock frequency	F_{CLK}	—	2 1	MHz MHz	Vcc ≥ 4.5V Vcc < 4.5V
Clock high time	T_{CKH}	250	—	ns	
Clock low time	T_{CKL}	250	—	ns	
Chip select setup time	T_{CSS}	50	—	ns	Relative to CLK
Chip select hold time	T_{CSH}	0	—	ns	Relative to CLK
Chip select low time	T_{CSL}	250	—	ns	
PRE setup time	T_{PRES}	100	—	ns	Relative to CLK
PE setup time	T_{PES}	100	—	ns	Relative to CLK
PRE hold time	T_{PREH}	0	—	ns	Relative to CLK
PE hold time	T_{PEH}	500	—	ns	Relative to CLK
Data input setup time	T_{DIS}	100	—	ns	Relative to CLK
Data input hold time	T_{DIH}	100	—	ns	Relative to CLK
Data output delay time	T_{PD}	—	400	ns	CL=100 pF
Data output disable time	T_{CZ}	—	100	ns	CL=100 pF (Note 2)

Note 1: This parameter is tested at Tamb = 25˚C and F_{CLK} = 1 MHz.
  2: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: DC AND AC ELECTRICAL CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units	Conditions
Vcc = +2.5V to +6.0V Commercial(C): Tamb = 0˚C to +70˚C Industrial (I): Tamb = -40˚C to +85˚C					
Status valid time	T_{SV}		500	ns	CL=100 pF
Program cycle time	T_{WC}		10	ms	ERASE/WRITE mode (Note 3)
	T_{EC}		15	ms	ERAL mode
	T_{WL}		30	ms	WRAL mode
Endurance	—	1M	—	cycles	25°C, Vcc = 5.0V, Block Mode (Note 4)

3: Typical program cycle time is 4 ms per word.

4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on our BBS or website.

TABLE 1-3: INSTRUCTION SET FOR 93LCS56*/66

			93LCS56/66 (x 16 organization)					
Instruction	SB	Opcode	Address	Data In	Data Out	PRE	PE	Comments
READ	1	10	A7 - A0	—	D15-D0	0	X	Reads data stored in memory, starting at specified address (.Note).
EWEN	1	00	11XXXXXX	—	High-Z	0	1	Erase/Write Enable must precede all programming modes.
ERASE	1	11	A7 - A0	—	(RDY/$\overline{BSY}$)		1	Erase data at specified address location if address is unprotected (Note).
ERAL	1	00	10XXXXXX	—	(RDY/$\overline{BSY}$)	0	1	Erase all registers to "FF". Valid only when Protect Register is cleared.
WRITE	1	01	A7 - A0*	D15 - D0	(RDY/$\overline{BSY}$)	0	1	Writes register if address is unprotected.
WRAL	1	00	01XXXXXX	D15 - D0	(RDY/$\overline{BSY}$)	0	1	Writes all registers. Valid only when Protect Register is cleared.
EWDS	1	00	00XXXXXX	—	High-Z	0	X	Erase/Write Disable deactivates all programming instructions.
PRREAD	1	10	XXXXXXXX	—	A7-A0	1	X	Reads address stored in Protect Register.
PREN	1	00	11XXXXXX	—	High-Z	1	1	Must immediately precede PRCLEAR, PRWRITE and PRDS instructions.
PRCLEAR	1	11	11111111	—	(RDY/$\overline{BSY}$)	1	1	Clears the Protect Register such that all data are NOT write-protected.
PRWRITE	1	01	A7 - A0*	—	(RDY/$\overline{BSY}$)	1	1	Programs address into Protect Register. Thereafter, memory addresses greater than or equal to the address in Protect Register are write-protected.
PRDS	1	00	00000000	—	(RDY/$\overline{BSY}$)	1	1	ONE TIME ONLY instruction after which the address in the Protect Register cannot be altered.

Note: Address A7 bit is a "don't care" on 93LCS56.

93LCS56/66

2.0   FUNCTIONAL DESCRIPTION

The 93LCS56/66 is organized as 128/256 registers by 16 bits. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the high-Z state on the falling edge of the CS.

2.1   START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time.

Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, WRAL, PRREAD, PREN, PRCLEAR, PRWRITE, and PRDS). As soon as CS is HIGH, the device is no longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

2.2   DI/DO

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin.

2.3   Data Protection

During power-up, all programming modes of operation are inhibited until V_{CC} has reached a level greater than 1.4V. During power-down, the source data protection circuitry acts to inhibit all programming modes when V_{CC} has fallen below 1.4V.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

2.4   READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (T_{PD}). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

2.5   Erase/Write Enable and Disable (EWEN, EWDS)

The 93LCS56/66 powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction. The PE pin MUST be held "high" while loading the EWEN instruction. Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or V_{CC} is removed from the device. To protect against accidental data disturb, the EWDS instruction can be used to disable all Erase/Write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

2.6   ERASE

The ERASE instruction forces all data bits of the specified address to the logical "1" state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle. The PE pin MUST be latched "high" during loading the ERASE instruction but becomes a "don't care" after loading the instruction.

The DO pin indicates the READY/$\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low (T_{CLS}). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and the device is ready for another instruction. ERASE instruction is valid if specified address is unprotected.

The ERASE cycle takes 4 ms per word typical.

2.7   WRITE

The WRITE instruction is followed by 16 bits of data which are written into the specified address. After the last data bit is put on the DI pin, CS must be brought low before the next rising edge of the CLK clock. Both CS and CLK must be low to initiate the self-timed auto-erase and programming cycle. The PE pin MUST be latched "high" while loading the WRITE instruction but becomes a "don't care" thereafter.

The DO pin indicates the READY/$\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns (TCSL) and before the entire write cycle is complete. DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction. WRITE instruction is valid only if specified address is unprotected.

The WRITE cycle takes 4 ms per word typical.

2.8   Erase All (ERAL)

The ERAL instruction will erase the entire memory array to the logical "1". The ERAL cycle is identical to the ERASE cycle except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS. PE pin MUST be held "high" while loading the instruction but becomes "don't care" thereafter. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The ERAL instruction is guaranteed at VCC = 4.5 to 6V and valid only when Protect Register is cleared.

The DO pin indicates the READY/$\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low (TCSL) and before the entire write cycle is complete.

The ERAL cycle takes 15 ms maximum (8 ms typical).

2.9   Write All (WRAL)

The WRAL instruction will write the entire memory array with the data specified in the command. The WRAL cycle is completely self-timed and commences at the falling edge of the CS. PE pin MUST be held "high" while loading the instruction but becomes "don't care" thereafter. Clocking of the CLK pin is not necessary after the device has entered the self clocking mode. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction but the chip must be in the EWEN status. The WRAL instruction is guaranteed at VCC = 4.5 to 6V and valid only when Protect Register is cleared.

The DO pin indicates the READY/$\overline{BUSY}$ status of the device if CS is brought high after a minimum of 250 ns low (TCSL).

The WRAL cycle takes 30 ms maximum (16 ms typical).

Note: In order to execute either READ, EWEN, ERAL, WRITE, WRAL, or EWDS instructions, the Protect Register Enable (PRE) pin must be held LOW.

2.10   Protect Register Read (PRREAD)

The Protect Register Read (PRREAD) instruction outputs the address stored in the Protect Register on the DO pin. The PRE pin MUST be held HIGH when loading the instruction and remains HIGH until CS goes LOW. A dummy zero bit precedes the 8-bit output string. The output data bits in the memory Protect Register will toggle on the rising edge of the CLK as in the READ mode.

2.11   Protect Register Enable (PREN)

The Protect Register Enable (PREN) instruction is used to enable the PRCLEAR, PRWRITE, and PRDS modes. Before the PREN mode can be entered, the device must be in the EWEN mode. Both PRE and PE pins MUST be held "high" while loading the instruction. The PREN instruction MUST immediately precede a PRCLEAR, PRWRITE, or PRDS instruction.

2.12   Protect Register Clear (PRCLEAR)

The Protect Register Clear (PRCLEAR) instruction clears the address stored in the Protect Register and, therefore, enables all registers for programming instructions such as ERASE, ERAL, WRITE, and WRAL. The PRE and PE pin MUST be held HIGH when loading the instruction. Thereafter, PRE and PE pins become "don't care". A PREN instruction must immediately precede a PRCLEAR instruction.

2.13   Protect Register Write (PRWRITE)

The Protect Register Write (PRWRITE) instruction writes into the Protect Register the address of the first register to be protected. After this instruction is executed, all registers whose memory addresses are greater than or equal to the address pointer specified in the Protect register are protected from any programming instructions. Note that a PREN instruction must be executed before a PRWRITE instruction and, the Protect Register must be cleared (by a PRCLEAR instruction) before executing the PRWRITE instruction. The PRE and PE pins MUST be held HIGH while loading PRWRITE instruction. After the instruction is loaded, they become "don't care".

2.14   Protect Register Disable (PRDS)

The Protect Register Disable (PRDS) instruction is a ONE TIME ONLY instruction to permanently set the address specified in the Protect Register. Any attempts to change the address pointer will be aborted. The PRE and PE pins MUST be held HIGH while loading PRDS instruction. After the instruction is loaded, they become "don't care". Note that a PREN instruction must be executed before a PRDS instruction.

93LCS56/66

**FIGURE 2-1:   SYNCHRONOUS DATA TIMING**

FIGURE 2-2:   READ TIMING

PRE = 0
PE = X

* The memory automatically cycles to the next register.
  Tri-State is a registered trademark of National Semiconductor.

FIGURE 2-3:   EWEN TIMING

6 DON'T CARE BITS

PRE = 0
DO = TRI-STATE

FIGURE 2-4:   EWDS TIMING

CS

CLK

DI   1   0   0   0   0   X   • • •   X

6 DON'T CARE BITS

T_{CSL}

PRE = 0
PE = X
DO = TRI-STATE

FIGURE 2-5:   WRITE TIMING

PE

CS

CLK

DI   1   0   1   A7   • • •   A0   D15   • • •   D0

DO   TRI-STATE $\overline{BUSY}$ READY

T_{CSL}

T_{WC}

• Address bit A7 becomes a "don't care" for 93LCS56.   PRE = 0

FIGURE 2-6:   WRAL TIMING

PE

CS

CLK

DI   1   0   0   0   1   X   • • •   X   D15   • • •   D0

6 DON'T CARE BITS

DO   TRI-STATE $\overline{BUSY}$ READY   TRISTATE

T_{CSL}

T_{WL}

Guaranteed at V_{CC} = 4.5V to 6.0V
Protect Register must be cleared   PRE = 0

93LCS56/66

FIGURE 2-7:   ERASE TIMING

• Address bit A7 is a "don't care" for 93LCS56.   PRE = 0

FIGURE 2-8:   ERAL TIMING

Guarantee at Vcc = 4.5V to 6.0V
PRE = 0   Protect Register must be cleared

FIGURE 2-9:   PRREAD TIMING

• Address bit A7 is a "don't care" for 93LCS56.   PE = X

FIGURE 2-10: PREN TIMING

DO = TRI-STATE
A EWEN cycle must precede a PREN cycle.

6 DON'T CARE BITS

FIGURE 2-11: PRCLEAR TIMING

8 BITS OF "1"

A PREN cycle must immediately precede a PRCLEAR cycle.

FIGURE 2-12: PRWRITE TIMING

Protect Register MUST be cleared before a PRWRITE cycle.
A PREN cycle must immediately precede a PRWRITE cycle.
Address bit A7 is a "don't care" for 93LCS56.

93LCS56/66

FIGURE 2-13: PRDS TIMING

ONE TIME ONLY instruction. A PREN cycle must immediately precede a PRDS cycle.

3.0 PIN DESCRIPTION

3.1 Chip Select (CS)

A HIGH level selects the device. A LOW level deselects the device and forces it into standby mode. However, a programming cycle which is already initiated and/or in progress will be completed, regardless of the CS input signal. If CS is brought LOW during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.

CS must be LOW for 250 ns minimum (T_{CSL}) between consecutive instructions. If CS is LOW, the internal control logic is held in a RESET status.

3.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93LCS56/66. Opcode, address, and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at HIGH or LOW level) and can be continued anytime with respect to clock HIGH time (TCDD) and clock LOW time (TCKL). This gives the controlling master freedom in preparing opcode, address, and data.

CLK is a "Don't Care" if CS is LOW (device deselected). If CS is HIGH, but START condition has not been detected, any number of clock cycles can be received by the device without changing its status (i.e., waiting for START condition).

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASE/WRITE) cycle.

After detection of a start condition the specified number of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs waiting for a new start condition to be detected.

> **Note:** CS must go LOW between consecutive instructions.

3.3 Data In (DI)

Data In is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

3.4 Data Out (DO)

Data Out is used in the READ and PRREAD mode to output data synchronously with the CLK input (T_{PD} after the positive edge of CLK).

This pin also provides READY/$\overline{BUSY}$ status information during ERASE and WRITE cycles. READY/$\overline{BUSY}$ status information is available on the DO pin if CS is brought HIGH after held LOW for minimum chip select low time (T_{CSL}) and an ERASE or WRITE operation has been initiated.

The status signal is not available on DO, if CS is held LOW or HIGH during the entire WRITE or ERASE cycle. In all other cases DO is in the HIGH-Z mode. If status is checked after the WRITE/ERASE cycle, a pull-up resistor on DO is required to read the READY signal.

3.5 Program Enable (PE)

This pin should be held HIGH in the programming mode or when executing the Protect Register programming instructions.

3.6 Protect Register Enable (PRE)

This pin should be held HIGH when executing all Protect Register instructions. Otherwise, it must be held LOW for normal operations.

93LCS56/66 Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

```
93LCS56/66  –  __ /P
```

Package:
P = Plastic DIP (300 mil Body), 8-lead
SN = Plastic SOIC (150 mil Body), 8-lead
SM = Plastic SOIC (207 mil Body), 8-lead
SL = Plastic SOIC (150 mil Body), 14-lead

Temperature Range:
Blank = 0°C to +70°C
I = -40°C to +85°C

Device:
93LCS56/66   Microwire Serial EEPROM
93LCS56T/66T   Microwire Serial EEPROM (Tape and Reel)

Sales and Support

Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip Worldwide Web Site (www.microchip.com)

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office
Microchip Technology Inc.
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-786-7200 Fax: 480-786-7277
Technical Support: 480-786-7627
Web Address: http://www.microchip.com

Atlanta
Microchip Technology Inc.
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Boston
Microchip Technology Inc.
5 Mount Royal Avenue
Marlborough, MA 01752
Tel: 508-480-9990 Fax: 508-480-8575

Chicago
Microchip Technology Inc.
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas
Microchip Technology Inc.
4570 Westgrove Drive, Suite 160
Addison, TX 75248
Tel: 972-818-7423 Fax: 972-818-2924

Dayton
Microchip Technology Inc.
Two Prestige Place, Suite 150
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

Detroit
Microchip Technology Inc.
Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles
Microchip Technology Inc.
18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York
Microchip Technology Inc.
150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose
Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto
Microchip Technology Inc.
5925 Airport Road, Suite 200
Mississauga, Ontario L4V 1W1, Canada
Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong
Microchip Asia Pacific
Unit 2101, Tower 2
Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2-401-1200 Fax: 852-2-401-3431

Beijing
Microchip Technology, Beijing
Unit 915, 6 Chaoyangmen Bei Dajie
Dong Erhuan Road, Dongcheng District
New China Hong Kong Manhattan Building
Beijing 100027 PRC
Tel: 86-10-85282100 Fax: 86-10-85282104

India
Microchip Technology Inc.
India Liaison Office
No. 6, Legacy, Convent Road
Bangalore 560 025, India
Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan
Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa 222-0033 Japan
Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea
Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai
Microchip Technology
RM 406 Shanghai Golden Bridge Bldg.
2077 Yan'an Road West, Hong Qiao District
Shanghai, PRC 200335
Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore
Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore 188980
Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C
Microchip Technology Taiwan
10F-1C 207
Tung Hua North Road
Taipei, Taiwan, ROC
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom
Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5858 Fax: 44-118 921-5835

Denmark
Microchip Technology Denmark ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France
Arizona Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany
Arizona Microchip Technology GmbH
Gustav-Heinemann-Ring 125
D-81739 München, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy
Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

11/15/99

Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

DNV Certification, Inc.
USA
ANSI ★ RAB
QMS
ACCREDITED

DNV MSC
The Netherlands
Accredited by the RvA

DNV

ISO 9001 / QS-9000
REGISTERED FIRM

© 1999 Microchip Technology Inc.