NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112

ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com

N16T1625(18/30)C2A

Advance Information

16Mb Ultra-Low Power Asynchronous CMOS PSRAM 1M x 16 bit

Overview

The N16T1625(18/30)C2A is an integrated memory device containing a 16 Mbit Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 1,048,576 words by 16 bits. It is designed to be identical in operation and interface to standard 6T SRAMS. The device is designed for low standby and operating current and includes a power-down feature to automatically enter standby mode. Also included are several other power saving modes: a deep sleep mode where data is not retained in the array and partial array refresh mode where data is retained in a portion of the array. Both these modes reduce standby current drain. The VFBGA package has an option for a separate Vcc and VccQ power structure for the I/O to be run from a separate power supply from the device core.

Features

• Dual voltage for Optimum Performance:

Vccq - 1.7V to Vcc

Vcc - 1.7 to 2.2 Volts

Vcc - 2.3 to 2.7 Volts

Vcc - 2.7 to 3.3 Volts

Fast Cycle Times

T_{ACC} < 60 nS for 3V device

T_{ACC} < 70 nS for 2.5V device

T_{ACC} < 85 nS for 1.8V device

· Very low standby current

 I_{SB} < 40µA for 1.8V device

 I_{SB} < 60µA for 2.5V device

· Very low operating current

Icc < 20mA

• 48-Pin VFBGA, Wafers Available

Dual rail operation

V_{CCQ} and V_{SSQ} for separate I/O power rail

Product Family

| Part Number | Package Type | Operating Temperature | Supply | | Standby Current (I _{SB}), Max | Operating Current (Icc), Max |
|--|-----------------|--------------------------|--------|--------------|---|------------------------------------|
| N16T1618C2AB N16T1625C2AB N16T1630C2AB | 48 - BGA | -25°C to +85°C | | 70ns @ 2.30V | 60 μΑ | 3 mA @ 1MHz |


Pin Configuration

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-------------------|-------------------|-----------------|-----------------|------------------|------------------|
| Α | LB | OE | A ₀ | A ₁ | A ₂ | CE2/ ZZ |
| В | I/O ₈ | UB | A ₃ | A ₄ | CE1 | I/O ₀ |
| С | I/O ₉ | I/O ₁₀ | A ₅ | A ₆ | I/O ₁ | 1/02 |
| D | v_{ssq} | I/O ₁₁ | A ₁₇ | A ₇ | I/O ₃ | v _{cc} |
| Е | v _{ccq} | I/O ₁₂ | DNU | A ₁₆ | I/O ₄ | v_{ss} |
| F | I/O ₁₄ | I/O ₁₃ | A ₁₄ | A ₁₅ | I/O ₅ | I/O ₆ |
| G | I/O ₁₅ | A ₁₉ | A ₁₂ | A ₁₃ | WE | 1/07 |
| Н | A ₁₈ | A ₈ | A ₉ | A ₁₀ | A ₁₁ | NC |

48 Pin BGA (top) 6 x 8 mm

Pin Descriptions

| Pin Name | Pin Function | | | |
|-------------------------------------|---|--|--|--|
| A ₀ -A ₁₉ | Address Inputs | | | |
| WE | Write Enable Input | | | |
| CE1, CE2 | Chip Enable Input | | | |
| ZZ | Deep Sleep Input | | | |
| ŌĒ | Output Enable Input | | | |
| LB | Lower Byte Enable Input | | | |
| UB | Upper Byte Enable Input | | | |
| I/O ₀ -I/O ₁₅ | Data Inputs/Outputs | | | |
| V _{CC} | Power | | | |
| V _{SS} | Ground | | | |
| V _{CCQ} | Power I/O pin only | | | |
| V _{SSQ} | Ground I/O pin only | | | |
| DNU | Do Not Use (or connect to V _{SS}) | | | |



Functional Description

| CE1 | CE2 ¹ | WE | OE | UB/LB | ZZ ² | I/O ³ | MODE | POWER |
|-----|------------------|----|----------------|----------------|-----------------|------------------|----------------------|--------------------------------|
| Н | Х | Χ | Χ | Х | Τ | High Z | Standby ⁴ | Standby |
| Х | L | Χ | Χ | Х | Τ | High Z | Standby ⁴ | Standby |
| Х | Х | Χ | Х | Н | Τ | High Z | Standby ⁴ | Standby |
| L | Н | L | X ⁵ | L ³ | Τ | Data In | Write ⁵ | Active -> Standby ⁶ |
| L | Н | I | L | L ³ | I | Data Out | Read | Active -> Standby ⁶ |
| L | Н | Н | Н | L ³ | Н | High Z | Active | Standby ⁶ |

- 1.) Only on the two-CE option device.
- 2. Only on the one-CE option device with sleep mode.
- 3. When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), I/O_0 I/O_{15} are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only I/O_0 I/O_{15} are affected as shown. If both $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in the deselect mode (high), the chip is in a standby mode regardless of the state of $\overline{\text{CE1}}$ or $\overline{\text{CE2}}$.
- 4. When the device is in standby mode, control inputs $(\overline{WE}, \overline{OE}, \overline{UB}, \text{and } \overline{LB})$, address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.
- 5. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.
- 6. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

Capacitance¹

| Item | Symbol | Test Condition | Min | Max | Unit |
|-------------------|------------------|--|-----|-----|------|
| Input Capacitance | C _{IN} | $V_{IN} = 0V, f = 1 \text{ MHz}, T_A = 25^{\circ}C$ | | 8 | pF |
| I/O Capacitance | C _{I/O} | V _{IN} = 0V, f = 1 MHz, T _A = 25°C | | 8 | pF |

1. These parameters are verified in device characterization and are not 100% tested

Absolute Maximum Ratings¹

| Item | Symbol | Rating | Unit |
|---|---------------------|------------------------------|------|
| Voltage on any pin relative to V _{SS} | $V_{IN,OUT}$ | -0.3 to V _{CC} +0.3 | V |
| Voltage on V_{CC} Supply Relative to V_{SS} | V _{CC} | -0.3 to 4.0 | V |
| Power Dissipation | P_{D} | 500 | mW |
| Storage Temperature | T _{STG} | -40 to 125 | °C |
| Operating Temperature | T _A | -25 to +85 | °C |
| Soldering Temperature and Time | T _{SOLDER} | 240°C, 10sec(Lead only) | °C |

^{1.} Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

| Item | Symbol | Comments | Min. | Typ ¹ | Max. | Unit |
|--|------------------|---|---------------------|------------------|----------------------|------|
| | | N16T1618 | 1.7 | 1.8 | 2.25 | |
| Supply Voltage | V_{CC} | N16T1625 | 2.3 | 2.5 | 2.7 | V |
| | | N16T1630 | 2.7 | 3.0 | 3.3 | |
| Supply Voltage for I/O | V_{CCQ} | | 1.7 | - | Vcc | V |
| Input High Voltage | V_{IH} | | 1.4 | | V _{CC} +0.3 | V |
| Input Low Voltage | V _{IL} | | -0.3 | | 0.4 | V |
| Output High Voltage | V _{OH} | I _{OH} = 0.2mA | 0.8V _{CCQ} | | | V |
| Output Low Voltage | V _{OL} | I _{OL} = -0.2mA | | | 0.2 | V |
| Input Leakage Current | ILI | $V_{IN} = 0$ to V_{CC} | | | 0.5 | μΑ |
| Output Leakage Current | I _{LO} | OE = V _{IH} or Chip Disabled | | | 0.5 | μΑ |
| Read/Write Operating Supply Current @ 1 µs Cycle Time ² | I _{CC1} | $V_{CC} = V_{CC}MAX$, $V_{IN} = V_{IH} / V_{IL}$ Chip Enabled, $I_{OUT} = 0$ | | | 3 | mA |
| Read/Write Operating Supply Current @ 70 ns Cycle Time ² | I _{CC2} | $V_{CC}=V_{CC}MAX$, $V_{IN}=V_{IH}/V_{IL}$ Chip Enabled, $I_{OUT}=0$ | | | 20 | mA |
| Read/Write Quiescent Operating Supply Current ³ | I _{CC3} | $V_{CC}=V_{CC}MAX$, $V_{IN}=V_{IH}$ / V_{IL} Chip Enabled, $I_{OUT}=0$, f=0 | | | 200 | μΑ |
| | I _{SB1} | $V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 30^{\circ}C$ | | | tbd | μА |
| Standby Current ³ | | $t_A = 85^{\circ}C, V_{CC} = 2.2V$ | | | 40 | μΑ |
| | I _{SB2} | $t_A = 85^{\circ}C, V_{CC} = 2.7V$ | | | 60 | μΑ |
| | | $t_A = 85^{\circ}C, V_{CC} = 3.3V$ | | | 80 | μΑ |

^{1.} Typical values are measured at Vcc=Vcc Typ., T_A=25°C and not 100% tested.


^{2.} This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

^{3.} This device assumes a standby mode if the chip is disabled $\overline{(CE1)}$ high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

Timing Test Conditions

| Item | |
|--|---|
| Input Pulse Level | 0.1V _{CC} to 0.9 V _{CC} |
| Input Rise and Fall Time | 5ns |
| Input and Output Timing Reference Levels | 0.5 V _{CC} |
| Operating Temperature | -25 °C to +85 °C |


Output Load Circuit




Timings

| 16 | Ol | 1. | 8V | 2. | 5V | 3. | 0V | Units |
|--------------------------------------|---------------------------------------|------|-------|------|-------|-----|-------|-------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min | Max. | |
| Read Cycle Time | t _{RC} | 85 | | 70 | | 60 | | ns |
| Address Access Time | t _{AA} | | 85 | | 70 | | 60 | ns |
| Chip Enable to Valid Output | t _{CO} | | 85 | | 70 | | 60 | ns |
| Output Enable to Valid Output | t _{OE} | | 15 | | 15 | | 15 | ns |
| Byte Select to Valid Output | t _{LB} , t _{UB} | | 85 | | 70 | | 60 | ns |
| Chip Enable to Low-Z output | t _{LZ} | 10 | | 10 | | 10 | | ns |
| Output Enable to Low-Z Output | t _{OLZ} | 5 | | 5 | | 5 | | ns |
| Byte Select to Low-Z Output | t _{LBZ} , t _{UBZ} | 10 | | 10 | | 10 | | ns |
| Chip Disable to High-Z Output | t _{HZ} | 0 | 20 | 0 | 20 | | 20 | ns |
| Output Disable to High-Z Output | t _{OHZ} | 0 | 20 | 0 | 20 | | 20 | ns |
| Byte Select Disable to High-Z Output | t _{LBHZ} , t _{UBHZ} | 0 | 20 | 0 | 20 | | 20 | ns |
| Output Hold from Address Change | t _{OH} | 5 | | 5 | | 5 | | ns |
| | | | | | | | | |
| Write Cycle Time | t _{WC} | 85 | | 70 | | 60 | | ns |
| Chip Enable to End of Write | t _{CW} | 85 | | 70 | | 60 | | ns |
| Address Valid to End of Write | t _{AW} | 85 | | 70 | | 60 | | ns |
| Byte Select to End of Write | t _{LBW} , t _{UBW} | 85 | | 70 | | 60 | | ns |
| Write Pulse Width | t _{WP} | 65 | 30000 | 55 | 30000 | 45 | 30000 | ns |
| Write Recovery Time | t _{WR} | 0 | | 0 | | 0 | | ns |
| Write to High-Z Output | t _{WHZ} | | 20 | | 20 | | 20 | ns |
| Address Setup Time | t _{AS} | 0 | | 0 | | 0 | | ns |
| Data to Write Time Overlap | t _{DW} | 25 | | 25 | | 25 | | ns |
| Data Hold from Write Time | t _{DH} | 0 | | 0 | | 0 | | ns |
| End Write to Low-Z Output | t _{OW} | 5 | | 5 | | 5 | | ns |

Timing of Read Cycle ($\overline{CE1} = \overline{OE} = V_{IL}$, $\overline{WE} = CE2 = V_{IH}$)



Timing Waveform of Read Cycle (WE=V_{IH})



Timing Waveform of Write Cycle (WE control) Address t_{WR} t_{AW} CE₁ t_{CW} CE2 $t_{\text{LBW}},\,t_{\text{UBW}}$ LB, UB t_{WP} WE t_{DW} t_{DH} High-Z Data Valid Data In t_{WHZ} t_{OW} High-Z Data Out Timing Waveform of Write Cycle (CE1 Control) Address t_{AW} CE₁ t_{CW} (for CE2 Control, use inverted signal) t_{LBW}, t_{UBW} \overline{LB} , \overline{UB} t_{WP} WE Data Valid Data In High-Z Data Out

Power Savings Modes

The N16T1625(18/30)C2A has several power savings modes and different device versions incorporate these modes. The three modes are:

Reduced Memory Size Partial Array Refresh Deep Sleep Mode

All three modes are available only on the single CE device, which has a \overline{ZZ} (Deep Sleep Mode) input pin.

The operation of the power saving modes is controlled by setting the Variable Address Register (VAR). This VAR is shown in Figure 1 and is used to enable/disable the various low power modes. The VAR is set by using the timings defined in figure 2. The register must be set in less then 1us after \overline{ZZ} is enabled low.

1) Reduced Memory Size (RMS)

In this mode of operation, the 16Mb PSRAM can be operated as a 4Mb, 8Mb or a 12Mb device. The mode and array size are determined by the settings in the VA register. The VA register is set according to the timings of Figure 2 and the bit setting of Table 3. The RMS mode is enabled at the time of ZZ transitioning high and the mode remains active until the register is updated. To return to the full 16Mb address space, the VA register must be reset using the previously defined procedures.

2) Partial Array Refresh (PAR)

In this mode of operation, the internal refresh operation can be restricted to a 4Mb, 8Mb or 12Mb portion of the array. The mode and array partition to be refreshed are determined by the settings in the VAR register. The VAR register is set according to the timings of Figure 2 and the bit settings of Table 2. In this mode, when \overline{ZZ} is taken low, only the portion of the array that is set in the register is refreshed. The operating mode is only available during standby time and once \overline{ZZ} is returned high, the device resumes full array refresh. All future PAR cycles will use the contents of the VA register To change the address space of the PAR mode, the VA register must be reset using the previously defined procedures.

There are two different device versions that have different default settings for the PAR mode.

In the first version, the default state for the \overline{ZZ} enable/disable register will be \overline{ZZ} enabled where \overline{ZZ} low will initiate a deep sleep mode after 1us. This device is referred to as Deep Sleep Active, or DSA device. In the second version, the default state for the \overline{ZZ} register will be such that \overline{ZZ} low will put the device into PAR mode after 1us and never initiate a deep sleep mode unless appropriate register is updated. This device is referred to as Deep Sleep Inactive, or DSI device. In either device, once the SRAM enters Deep Sleep Mode, the VAR contents are destroyed and the default register settings are reset.

3) Deep Sleep Mode

In this mode of operation, the internal refresh is turned off and all data integrity of the array is lost. Deep Sleep is entered by bringing \overline{ZZ} low. After 1 us, if the VAR register corresponding to A4 is not set to Deep Sleep Disabled, the device will enter Deep Sleep Mode. The device will remain in this mode as long as \overline{ZZ} remains low.







FIGURE 2: Variable Address Register (VAR) Update Timings



1) Applies only for setting the register for RMS mode.

FIGURE 3: Deep Sleep Mode - Entry/Exit Timings




Table 1: VAR Update and Deep Sleep Timings

| Item | Symbol | Min | Max | Unit |
|-------------------------------------|--------------------|-----|------|------|
| PAR and RMS ZZ low to WE low | t _{zzwe} | | 1000 | ns |
| Chip (CE, UB/LB) deselect to ZZ low | t _{cdzz} | 0 | | ns |
| ZZ low after WE high | t _{zzh} 1 | 20 | | ns |
| Deep Sleep Mode | t _{zzmin} | 10 | | us |
| Deep Sleep Recovery | t _r | 200 | | us |

¹⁾ Applies only for setting the register for RMS mode.

TABLE 2: Address Patterns for PAR (A3 = 0, A4 = 1)


| A2 | A1 | A0 | Active Section | Address space | Size | Density |
|----|----|----|-----------------------|-----------------|------------|---------|
| 0 | 1 | 1 | One-quarter of die | 00000h - 3FFFFh | 256Kb x 16 | 4Mb |
| 0 | 1 | 0 | One-half of die | 00000h - 7FFFFh | 512Kb x 16 | 8Mb |
| 0 | 0 | 1 | Three-quarters of die | 00000h - BFFFFh | 768Kb x 16 | 12Mb |
| 1 | 1 | 1 | One-quarter of die | C0000h - FFFFh | 256Kb x 16 | 4Mb |
| 1 | 1 | 0 | One-half of die | 80000h - FFFFFh | 512Kb x 16 | 8Mb |
| 1 | 0 | 1 | Three-quarters of die | 40000h - FFFFFh | 768Kb x 16 | 12Mb |


TABLE 3: Address patterns for RMS (A3 = 1, A4 = 1)

| A2 | A1 | A0 | Active Section | Address space | Size | Density |
|----|----|----|-----------------------|-----------------|------------|---------|
| 0 | 1 | 1 | One-quarter of die | 00000h - 3FFFFh | 256Kb x 16 | 4Mb |
| 0 | 1 | 0 | One-half of die | 00000h - 7FFFFh | 512Kb x 16 | 8Mb |
| 0 | 0 | 1 | Three-quarters of die | 00000h - BFFFFh | 768Kb x 16 | 12Mb |
| 0 | 0 | 0 | Full die | 00000h - FFFFFh | 1Mb x 16 | 16Mb |
| 1 | 1 | 1 | One-quarter of die | C0000h - FFFFh | 256Kb x 16 | 4Mb |
| 1 | 1 | 0 | One-half of die | 80000h - FFFFFh | 512Kb x 16 | 8Mb |
| 1 | 0 | 1 | Three-quarters of die | 40000h - FFFFFh | 768Kb x 16 | 12Mb |
| 1 | 0 | 0 | Full die | 00000h - FFFFFh | 1Mb x 16 | 16Mb |

TABLE 4: Low Power ICC Characteristics for N16T1625(18/30)C2A

| Item | Symbol | Test | Array Partition | Тур | Max | Unit |
|--------------------|--------------------|--|--------------------|-----|-----|------|
| PAR Mode Standby | I _{PAR} | V - V or 0V | 1/4 Array | | 35 | uA |
| Current | | $V_{IN} = V_{CC}$ or 0V, Chip Disabled, $t_A = 85^{\circ}C$ | 1/2 Array | | 40 | |
| | | Ship Bloadioa, t _A = 00°0 | 3/4 Array | | 55 | |
| RMS Mode | I _{RMSSB} | \/ \/ or 0\/ | 4Mb Device | | 35 | uA |
| Standby Current | | $V_{IN} = V_{CC}$ or 0V, Chip Disabled, $t_A = 85^{\circ}C$ | 8Mb Device | | 40 | |
| | | omp bloabloa, t _A = 00 0 | 12Mb Device | | 55 | |
| Deep Sleep Current | I _{ZZ} | $V_{IN} = V_{CC}$ or 0V, Chip in \overline{ZZ} mode, t_A = 85°C | | | 10 | uA |






- 1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.
- 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

Dimensions (mm)

| D E | | e = 0.75 | | | | BALL MATRIX | |
|--------|--------|----------|-------|-------|-------|----------------|--|
| | ı | SD | SE | J | K | TYPE | |
| 6±0.10 | 8±0.10 | 0.375 | 0.375 | 1.125 | 1.375 | FULL | |

Ordering Information



Note: Add -T&R following the part number for Tape and Reel. Orders will be considered in tray if not noted.

Revision History

| Revision | Date | Change Description |
|----------|---------|---|
| Α | 6/20/02 | Released under document control (Stock No. 23159) |

© 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instrument.

Stock No. 23159 - Rev A 6/02