## HD66728

# (112 x 80-dot Graphics LCD Controller/Driver) HITACHI 

ADE-207-312(Z)
Rev 1.0
Dec 3rd, 1998

## Description

The HD66728, 112-by-80 dot-matrix graphics LCD controller and driver LSI, displays characters such as alphanumerics, katakana, hiragana and symbols as well as graphics such as kanji and pictograms. It can be configured to drive a dot-matrix liquid crystal display and control key scan functions under the control of the microprocessor connected via the clock-synchronized serial or 4/8-bit bus. The HD66728 has a smooth vertical scroll display and a double-height display for the remaining bit map areas. It fixed-displays a part of the graphics icons so that the user can easily see a variety of information.

The HD66728 has various functions to reduce the power consumption of an LCD system such as lowvoltage operation of 1.8 V min., a booster to generate maximum five-times LCD drive voltage from the supplied voltage, and voltage-followers to decrease the direct current flow in the LCD drive bleederresistors. Combining these hardware functions with software functions such as standby and sleep modes allows fine power control. The HD66728 is suitable for any portable battery-driven product requiring longterm driving capabilities such as cellular phones, pagers, or electronic wallets.

## Features

- Control and drive of a character and graphics LCD
- $112 \times 80$-dot graphics and 16 -character x 10 -line display
- Combined display (superimposed display) of graphics and characters
- Fixed display of graphics icons (pictograms)
- Control up to a $4 \times 8$ (32-key) matrix key scan.
- 3 general ports built-in
- Low-power operation support:
- $\mathrm{Vcc}=1.8$ to 5.5 V (low voltage)
- $\mathrm{V}_{\mathrm{LCD}}=4.5$ to 15.0 V (liquid crystal drive voltage)
- Triple, quadruple, or five-times booster for liquid crystal drive voltage
- 64-step contrast adjuster and voltage followers to decrease direct current flow in the LCD drive bleeder-resistorsPower-save functions such as the standby mode and sleep mode supported
- Power-save functions such as the standby mode and sleep mode supported
- Wake-up feature using key scan interrupt
- Programmable drive duty ratios and bias values displayed on LCD


## HD66728

- High-speed clock-synchronized serial interface (serial transfer rate: 5 MHz max.)
- High-speed 4-/8-bit bus interface capability (except when key scan circuit is used)
- 112 -segment $\times 80$-common liquid crystal display driver
- 160-byte display data RAM (160 characters max)
- 20,736-bit ( $6 \times 8$ dots : 432 characters) character generator ROM
- 1,120 -byte ( $112 \times 80$ dots) character generator RAM
- Vertical smooth scroll
- Partial smooth scroll control (fixed display of graphics icons)
- Vertical double-height display by each display line
- Black-and-white reversed display
- Selectable CGROM memory bank by each display line (max. 432 fonts)
- Wide range of instruction functions:
- Clear display, display on/off control, character blink, black-and-white reversed blink cursor, return home, cursor on/off, black-and-white reversed raster-row
- Synchronous blink-cycle function (for blink display by second colon)
- No wait time for instruction execution and RAM access
- Internal oscillation and hardware reset
- n-raster-row AC liquid-crystal drive (C-pattern waveform drive)
- Shift change of segment and common driver
- Slim chip with bumps for chip-on-glass (COG) mounting, and tape carrier package (TCP)


## Table 1 Progammable Display Sizes and Duty Ratios

| Duty Ratio | Optimum <br> Drive Bias | Graphics Display |  |  |  | Character Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Map | $12 \times 13$-dot Font Width | $14 \times 15$-dot Font Width | $16 \times 16$-dot <br> Font Width | $6 \times 8$-dot Font Width |
| 1/32 | 1/7 | $112 \times 32$ dots | 2 lines $\times 9$ characters | 2 lines x 8 characters | $2 \text { lines } \times 7$ characters | 4 lines $\times 16$ characters |
| 1/40 | 1/7 | $112 \times 40$ dots | 3 lines x 9 characters | 2.5 lines x 8 characters | 2.5 lines x 7 characters | 5 line $x 16$ characters |
| 1/48 | 1/8 | $112 \times 48$ dots | 3 lines x 9 characters | 3 lines x 8 characters | 3 line $x 7$ characters | 6 lines $\times 16$ characters |
| 1/56 | 1/8 | $112 \times 56$ dots | 4 lines x 9 characters | 3.5 lines $x$ characters | $3.5 \text { lines } \times 7$ <br> characters | 7 lines x 16 characters |
| 1/64 | 1/9 | $112 \times 64$ dots | 5 lines x 9 characters | 4 lines x 8 characters | 4 lines $\times 7$ characters | 8 lines $\times 16$ characters |
| 1/72 | 1/9.5 | $112 \times 72$ dots | 6 lines x 9 characters | 4.5 lines x 8 characters | 4.5 lines $\times 7$ characters | 9 lines $\times 16$ characters |
| 1/80 | 1/10 | $112 \times 80$ dots | 6 lines x 9 characters | 5 lines x 8 characters | 5 lines x 7 characters | 10 lines x 16 characters |

Total Current Consumption Characteristics (Vcc $=3$ V, TYP Conditions, LCD Drive Power Current Included)

| Character <br> Display Dot Size | Duty Ratio | R-C Oscillation Frequency | Frame Frequency | Total Power Consumption |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Normal Display Operation |  |  |  |  |
|  |  |  |  | Internal Logic | LCD <br> Power | Total* | Sleep Mode | Standby Mode |
| $112 \times 32$ dots | 1/32 | 75 kHz | 73 Hz | $(27 \mu \mathrm{~A})$ | (16 $\mu \mathrm{A}$ ) | Triple <br> ( $75 \mu \mathrm{~A}$ ) | (15 $\mu \mathrm{A}$ ) | $0.1 \mu \mathrm{~A}$ |
| $112 \times 40$ dots | 1/40 | 75 kHz | 73 Hz | $(27 \mu \mathrm{~A})$ | $(16 \mu \mathrm{~A})$ | Triple ( $75 \mu \mathrm{~A}$ ) | $(15 \mu \mathrm{~A})$ |  |
| $112 \times 48$ dots | 1/48 | 75 kHz | 74 Hz | $(27 \mu \mathrm{~A})$ | (16 $\mu \mathrm{A}$ ) | Triple $(75 \mu \mathrm{~A})$ | $(15 \mu \mathrm{~A})$ |  |
| $112 \times 56$ dots | 1/56 | 75 kHz | 74 Hz | $(27 \mu \mathrm{~A})$ | $(16 \mu \mathrm{~A})$ | Triple <br> ( $75 \mu \mathrm{~A}$ ) | ( $15 \mu \mathrm{~A}$ ) |  |
| $112 \times 64$ dots | 1/64 | 75 kHz | 73 Hz | $(27 \mu \mathrm{~A})$ | $(18 \mu \mathrm{~A})$ | Quadruple $(99 \mu \mathrm{~A})$ | $(15 \mu \mathrm{~A})$ |  |
| $112 \times 72$ dots | 1/72 | 80 kHz | 70 Hz | (32 $\mu \mathrm{A}$ ) | $(18 \mu \mathrm{~A})$ | Quadruple ( $104 \mu \mathrm{~A}$ ) | $(15 \mu \mathrm{~A})$ |  |
| $112 \times 80$ dots | 1/80 | 90 kHz | 70 Hz | ( $35 \mu \mathrm{~A}$ ) | ( $20 \mu \mathrm{~A}$ ) | Five-times $(135 \mu \mathrm{~A})$ | $(15 \mu \mathrm{~A})$ |  |

Note : When a triple, quadruple, or five-times booster is used:
the total power consumption = Internal logic current + LCD power current $\times 3$ (triple booster), the total power consumption = Internal logic current + LCD power current x 4 (quadruple booster), and
the total power consumption = Internal logic current + LCD power current x 5 (five-times booster)

## Type Name

| Types | External <br> Dimensions | Operation Voltages | Internal Fonts |
| :--- | :--- | :--- | :--- |
| HD66728A05TB0 | Bending TCP | 1.8 V to 5.5 V | Katakana, alphanumerics, symbols and <br> HCD66728A05BP |

## LCD Display Example



- 1/80 duty
- Graphics display area: $112 \times 80$ dots (dot matrix)
- Text display area: 16 characters $x 10$ lines
- Graphics-icon (pictogram) display at the top and bottom of the screen

Figure 1 LCD Display Example

## System Configuration Example



Figure 2 System Configuration Example

## LCD Family Comparison

| Items | HD66712U | HD66705U | HD66717 |
| :---: | :---: | :---: | :---: |
| Character display sizes | 12 characters $\times 4$ lines | 12 characters $\times 2$ lines | 12 characters $\times 4$ lines |
| Graphic display sizes | - | - | - |
| Multiplexing icons | 60 | 40 | 40 |
| Annunciator | - | Static: 10 | Static: 10 |
| Key scan control | - | - | - |
| LED control ports | - | - | - |
| General output port | - | - | - |
| Operating power voltages | 2.7 V to 5.5 V | 2.4 V to 5.5 V | 2.4 V to 5.5 V |
| Liquid crystal drive voltages | 3 V to 13 V | 3 V to 9 V | 3 V to 13 V |
| Serial bus | Clock-synchronized serial | Clock-synchronized serial | I2C, Clock-synchronized serial |
| Parallel bus | 4 bits, 8 bits | 4 bits, 8 bits | 4 bits, 8 bits |
| Expansion driver control | Possible | Impossible | Impossible |
| Liquid crystal drive duty ratios | 1/17, 33 | 1/10, 18 | 1/10, 18, 26, 34 |
| Liquid crystal drive biases | $1 / 4$ to $1 / 6,7$ | 1/4 | 1/4, 1/6 |
| Liquid crystal drive waveforms | B | B | B |
| Liquid crystal voltage booster | Double or triple | Double or triple | Double or triple |
| Bleeder-resistor for liquid crystal drive | External | Incorporated (external) | Incorporated (external) |
| Liquid crystal drive operational amplifier | - | Incorporated | Incorporated |
| Liquid crystal contrast adjuster | - | Incorporated | Incorporated |
| Horizontal smooth scroll | Dot unit | - | - |
| Vertical smooth scroll | - | Line unit | Line unit |
| Double-height display | - | Yes | Yes |
| DDRAM | $80 \times 8$ | $60 \times 8$ | $60 \times 8$ |
| CGROM | 9,600 | 9,600 | 9,600 |
| CGRAM | $64 \times 8$ | $32 \times 5$ | $32 \times 5$ |
| SEGRAM | $16 \times 8$ | $8 \times 5$ | $8 \times 5$ |
| No. of CGROM fonts | 240 | 240 | 240 |
| No. of CGRAM fonts | 8 | 4 | 4 |
| Font sizes | $5 \times 8$ | $5 \times 8$ | $5 \times 8$ |
| Bit map area | - | - | - |
| R-C oscillation resistor/oscillation frequency | External resistor (270 kHz) | $\begin{aligned} & \text { External resistor } \\ & (40,80 \mathrm{kHz}) \end{aligned}$ | External resistor $(40-160 \mathrm{kHz})$ $(40-160 \mathrm{kHz})$ |
| Reset function | Incorporated, external | External | External |
| Low power control | LP display mode | Partial display off Oscillation off Liquid crystal power off | Partial display off Oscillation off Liquid crystal power off |
| SEG/COM direction switching | - | SEG only | SEG only |
| QFP package | (S mask) | - | - |
| TQFP package | - | - | - |
| TCP package | TCP-128 | TCP-153 | TCP-153 |
| Bare chip | Yes | Yes | Yes |
| Bumped chip | Yes | Yes | Yes |
| No. of pins | 128 | 153 | 153 |
| Chip sizes | $4.95 \times 5.27$ | $9.69 \times 2.73$ | $10.88 \times 2.89$ |
| Pad intervals | $128 \mu \mathrm{~m}$ | $120 \mu \mathrm{~m}$ | $120 \mu \mathrm{~m}$ |

## LCD-II Family Comparison (cont)

| Items | HD66727 | HD66724 | HD66725 |
| :---: | :---: | :---: | :---: |
| Character display sizes | 12 characters $\times 4$ lines | 12 characters $\times 3$ lines | 16 characters $\times 3$ lines |
| Graphic display sizes | - | $72 \times 26$ dots | $96 \times 26$ dots |
| Multiplexing icons | 40 | 144 | 192 |
| Annunciator | Static: 12 | 1/2 duty: 144 | 1/2 duty: 192 |
| Key scan control | $4 \times 8$ | $8 \times 4$ | $8 \times 4$ |
| LED control ports | 3 | - | - |
| General output ports | 3 | 3 | 3 |
| Operating power voltages | 2.4 V to 5.5 V | 1.8 V to 5.5 V | 1.8 V to 5.5 V |
| Liquid crystal drive voltages | 3 V to 13 V | 3 V to 6 V | 3 V to 6 V |
| Serial bus | I2C, Clock-synchronized serial | Clock-synchronized serial | Clock-synchronized serial |
| Parallel bus | - | 4 bits, 8 bits | 4 bits, 8 bits |
| Expansion driver control | Impossible | Impossible | Impossible |
| Liquid crystal drive duty ratios | 1/10, 18, 26, 34 | 1/2, 10, 18, 26 | 1/2, 10, 18, 26 |
| Liquid crystal drive biases | 1/4, 1/6 | 1/4 to 1/6.5 | 1/4 to 1/6.5 |
| Liquid crystal drive waveforms | B | B | B |
| Liquid crystal voltage booster | Double or triple | Single, double or triple | Single, double, or triple |
| Bleeder-resistor for liquid crystal drive | Incorporated (external) | Incorporated (external) | Incorporated (external) |
| Liquid crystal drive operational amplifier | Incorporated | Incorporated | Incorporated |
| Liquid crystal contrast adjuster | Incorporated | Incorporated | Incorporated |
| Horizontal smooth scroll | - | 3-dot unit | 3-dot unit |
| Vertical smooth scroll | Line unit | Line unit | Line unit |
| Double-height display | Yes | Yes | Yes |
| DDRAM | $60 \times 8$ | $80 \times 8$ | $80 \times 8$ |
| CGROM | 11,520 | 20,736 | 20,736 |
| CGRAM | $32 \times 6$ | $384 \times 8$ | $384 \times 8$ |
| SEGRAM | $8 \times 6$ | $72 \times 8$ | $96 \times 8$ |
| No. of CGROM fonts | 240 | $240+192$ | $240+192$ |
| No. of CGRAM fonts | 4 | 64 | 64 |
| Font sizes | $5 \times 8,6 \times 8$ | $6 \times 8$ | $6 \times 8$ |
| Bit map area | - | $72 \times 26$ | $96 \times 26$ |
| R-C oscillation resistor/ oscillation frequency | $\begin{aligned} & \text { External resistor } \\ & (40-160 \mathrm{kHz}) \end{aligned}$ | External resistor, incorporated ( 32 kHz ) | External resistor, incorporated ( 32 kHz ) |
| Reset function | External | External | External |
| Low power control | Partial display off Oscillation off Liquid crystal power off Key wake-up interrupt | Partial display off Oscillation off Liquid crystal power off Key wake-up interrupt | Partial display off Oscillation off Liquid crystal power off Key wake-up interrupt |
| SEG/COM direction switching | SEG, COM | SEG, COM | SEG, COM |
| QFP package | - | - | - |
| TQFP package | - | - | - |
| TCP package | TCP-158 | TCP-146 | TCP-170 |
| Bare chip | Yes | - | - |
| Bumped chip | Yes | Yes | Yes |
| No. of pins | 158 | 146 | 170 |
| Chip sizes | $11.39 \times 2.89$ | $10.34 \times 2.51$ | $10.97 \times 2.51$ |
| Pad intervals | $120 \mu \mathrm{~m}$ | $80 \mu \mathrm{~m}$ | $80 \mu \mathrm{~m}$ |

## LCD-II Family Comparison (cont)

| Items | HD66726 | HD66728 | HD66741 |
| :---: | :---: | :---: | :---: |
| Character display sizes | 16 characters $\times 5$ lines | 16 characters $\times 10$ lines | - |
| Graphic display sizes | $96 \times 42$ dots | $112 \times 80$ dots | $128 \times 80$ dots |
| Multiplexing icons | 192 | - | - |
| Annunciator | 1/2 duty: 192 | - | - |
| Key scan control | $8 \times 4$ | $8 \times 4$ | - |
| LED control ports | - | - | - |
| General output ports | 3 | 3 | 3 |
| Operating power voltages | 1.3 V to 5.5 V | 1.8 V to 5.5 V | 1.8 V to 5.5 V |
| Liquid crystal drive voltages | 4 V to 13 V | 4.5 V to 15 V | 4.5 V to 15 V |
| Serial bus | Clock-synchronized serial | Clock-synchronized serial | Clock-synchronized serial |
| Parallel bus | 4 bits, 8 bits | 4 bits, 8 bits | 4 bits, 8 bits |
| Expansion driver control | Impossible | Impossible | Impossible |
| Liquid crystal drive duty ratios | 1/2, 10, 18, 26, 34, 42 | $\begin{aligned} & 1 / 8,16,24,32,40,48,56, \\ & 64,72,80 \end{aligned}$ | $\begin{aligned} & 1 / 8,16,24,32,40,48,56 \text {, } \\ & 64,72,80 \end{aligned}$ |
| Liquid crystal drive biases | 1/2 to 1/8 | 1/4 to $1 / 10$ | 1/4 to $1 / 10$ |
| Liquid crystal drive waveforms | B | B, C | B, C |
| Liquid crystal voltage booster | Single, double, triple, or quadruple | Triple, quadruple, or fivetimes | Triple, quadruple, or fivetimes |
| Bleeder-resistor for liquid crystal drive | Incorporated (external) | Incorporated (external) | Incorporated |
| Liquid crystal drive operational amplifier | Incorporated | Incorporated | Incorporated |
| Liquid crystal contrast adjuster | Incorporated | Incorporated | Incorporated |
| Horizontal smooth scroll | - | - | - |
| Vertical smooth scroll | Line unit | Line unit | Line unit |
| Double-height display | Yes | Yes | Yes |
| DDRAM | $80 \times 8$ | $160 \times 8$ | - |
| CGROM | 20,736 | 20,736 | - |
| CGRAM | $480 \times 8$ | 1,120 $\times 8$ | 1,280 $\times 8$ |
| SEGRAM | $96 \times 8$ | - | - |
| No. of CGROM fonts | $240+192$ | $240+192$ | - |
| No. of CGRAM fonts | 64 | 64 | - |
| Font sizes | $6 \times 8$ | $6 \times 8$ | - |
| Bit map areas | $96 \times 42$ | $112 \times 80$ | $128 \times 80$ |
| R-C oscillation resistor/ oscillation frequency | External resistor, incorporated ( 50 kHz ) | $\begin{aligned} & \text { External resistor } \\ & (70-90 \mathrm{kHz}) \end{aligned}$ | $\begin{aligned} & \text { External resistor } \\ & (70-90 \mathrm{kHz}) \end{aligned}$ |
| Reset function | External | External | External |
| Low power control | Partial display off Oscillation off Liquid crystal power off Key wake-up interrupt | Partial display off Oscillation off Liquid crystal power off Key wake-up interrupt | Partial display off Oscillation off Liquid crystal power off |
| SEG/COM direction switching | SEG, COM | SEG, COM | SEG, COM |
| QFP package | - | - | - |
| TQFP package | - | - | - |
| TCP package | TCP-188 | TCP-243 | TCP-254 |
| Bare chip | Yes | - | - |
| Bumped chip | Yes | Yes | Yes |
| No. of pins | 188 | 243 | 254 |
| Chip sizes | $13.13 \times 2.51$ | $12.23 \times 2.52$ | $14.30 \times 2.78$ |
| Pad intervals | $100 \mu \mathrm{~m}$ | $70 \mu \mathrm{~m}$ | $70 \mu \mathrm{~m}$ |

## HD66728 Block Diagram



## HD66728 Pad Arrangement

- Chip size: T.B.D
- Pad coordinates: Pad center
- Coordinate origin: Chip center
- Au bump size: $50 \mu \mathrm{~m} \times 70 \mu \mathrm{~m}$
- Chip corner: $70 \mu \mathrm{~m} \times 70 \mu \mathrm{~m}$
- Au bump pitch: $70 \mu \mathrm{~m}$ (min.)
- Au bump height: $20 \mu \mathrm{~m}$ (typ.)



## HD66728 Pad Coordinates

| No. | Pad Name | X | $Y$ | No. | me | X | Y | o. | N | X | Y | No. | Pad Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | COM65/16 | -6603 | 1224 | 39 | OPOFF | -5007 | -1224 | 84 | C3+ | 1968 | -1174 | 122 | COM14/67 | 6603 | -760 |
| 2 | COM64/17 | -6603 | 1060 | 40 | TEST | -4831 | -1224 | 85 | C3- | 2098 | -1174 | 123 | COM15/66 | 6603 | -69 |
| 3 | COM63/18 | -6603 | 990 | 41 | PORT2 | -4647 | -1224 | 86 | C3- | 2198 | -1174 | 124 | COM16/65 | 6603 | -620 |
| 4 | COM62/19 | -6603 | 920 | 42 | PORT1 | -4463 | -1224 | 87 | C3- | 2298 | -1174 | 125 | COM17/64 | 6603 | -55 |
| 5 | COM61/20 | -6603 | 850 | 43 | PORTO | -4279 | -1224 | 88 | C2+ | 2428 | -1174 | 126 | COM18/63 | 6603 | -480 |
| 6 | COM60/21 | -6603 | 780 | 44 | IRQ* | -4095 | -1224 | 89 | C2+ | 2528 | -1174 | 127 | COM19/62 | 6603 | -410 |
| 7 | COM59/22 | -6603 | 710 | 45 | KST3 | -3911 | -1224 | 90 | C2+ | 2628 | -1174 | 128 | COM20/61 | 6603 | -34 |
| 8 | COM58/23 | -6603 | 640 | 46 | KST2 | -3727 | -1224 | 91 | C2- | 2758 | -1174 | 129 | COM21/60 | 6603 | -27 |
| 9 | COM57/24 | -6603 | 570 | 47 | KST1 | -3543 | -1224 | 92 | C2- | 2858 | -1174 | 130 | COM22/59 | 6603 | -200 |
| 10 | COM56/25 | -6603 | 500 | 48 | KST0 | -3359 | -1224 | 93 | C2- | 2959 | -1174 | 131 | COM23/58 | 6603 | -13 |
| 11 | COM55/26 | -6603 | 430 | 49 | DB7/KIN7 | -3175 | -1224 | 94 | C1+ | 3089 | -1174 | 132 | COM24/57 | 6603 | -60 |
| 12 | COM54/27 | -6603 | 360 | 50 | DB6/KIN6 | -2998 | -1224 | 95 | C1+ | 3189 | -1174 | 133 | COM25/56 | 6603 |  |
| 13 | COM53/28 | -6603 | 290 | 51 | DB5/KIN5 | -2808 | -1224 | 96 | C1+ | 3289 | -1174 | 134 | COM26/55 | 6603 |  |
| 14 | COM52/29 | -6603 | 220 | 52 | DB4/KIN4 | -2624 | -1224 | 97 | C1+ | 3389 | -1174 | 135 | COM27/54 | 6603 | 150 |
| 15 | COM51/30 | -6603 | 150 | 53 | DB3/KIN3 | -2440 | -1224 | 98 | C1- | 3519 | -1174 | 136 | COM28/53 | 6603 | 22 |
| 16 | COM50/31 | -6603 | 80 | 54 | DB2/KIN2 | -2256 | -1224 | 99 | C1- | 3619 | -1174 | 137 | COM29/52 | 6603 | 29 |
| 17 | COM49/32 | -6603 | 10 | 55 | DB1/KIN1 | -2072 | -1224 | 100 | C1- | 3719 | -1174 | 138 | COM30/51 | 6603 | 36 |
| 18 | COM48/33 | -6603 | -60 | 56 | DB0/KIN0 | -1888 | -1224 | 101 | C1- | 3819 | -1174 | 139 | COM31/50 | 6603 | 43 |
| 19 | COM47/34 | -6603 | -130 | 57 | RESET* | -1704 | -1224 | 102 | VLOUT | 3949 | -1174 | 140 | COM32/49 | 6603 | 50 |
| 20 | COM46/35 | -6603 | -200 | 58 | CS* | -1520 | -1224 | 103 | VLOUT | 4050 | -1174 | 141 | COM33/48 | 6603 | 57 |
| 21 | COM45/36 | -6603 | -270 | 59 | RS | -1336 | -1224 | 104 | VLOUT | 4150 | -1174 | 142 | COM34/47 | 6603 | 640 |
| 22 | COM44/37 | -6603 | -340 | 60 | E/WR*/SCL | -1173 | -1224 | 105 | VLCD | 4280 | -1174 | 143 | COM35/46 | 6603 | 710 |
| 23 | COM43/38 | -6603 | -410 | 61 | RW/RD*/SDA | -1043 | -1224 | 106 | VLCD | 4380 | -1174 | 144 | COM36/45 | 6603 | 780 |
| 24 | COM42/39 | -6603 | -480 | 62 | GND | -860 | -1224 | 107 | VLCD | 4480 | -1174 | 145 | COM37/44 | 6603 | 85 |
| 25 | COM41/40 | -6603 | -550 | 63 | GND | -730 | -1224 | 108 | V10UT | 4669 | -1137 | 146 | COM38/43 | 6603 |  |
| 26 | COM8/73 | -6603 | -620 | 64 | GND | -600 | -1224 | 109 | V2OUT | 4800 | -1137 | 147 | COM39/42 | 6603 | 99 |
| 27 | COM7/74 | -6603 | -690 | 65 | GND | -470 | -1224 | 110 | V3OUT | 4930 | -1137 | 148 | COM40/41 | 6603 | 1060 |
| 28 | COM6/75 | -6603 | -760 | 66 | OSC2 | -288 | -1224 | 111 | V4OUT | 5060 | -1137 | 149 | COM73/8 | 6603 | 122 |
| 29 | COM5/76 | -6603 | -830 | 67 | OSC1 | -104 | -1224 | 112 | V50UT | 5190 | -1137 | 150 | COM74/7 | 6334 | 15 |
| 30 | COM4/77 | -6603 | -900 | 68 | Vcc | 76 | -1167 | 113 | VTEST1 | 5320 | -1137 | 151 | COM75/6 | 6254 | 115 |
| 31 | COM3/78 | -6603 | -970 | 69 | Vcc | 207 | -1167 | 114 | VTEST2 | 5450 | -1137 | 152 | COM76/5 | 6175 | 115 |
| 32 | COM2/79 | -6603 | -1040 | 70 | Vcc | 337 | -1167 | 115 | VTEST3 | 5580 | -1137 | 153 | COM77/4 | 6095 | 115 |
| 33 | COM1/80 | -6603 | -1224 | 71 | Vcc | 467 | -1167 | 116 | GNDDUM2 | 5748 | -1224 | 154 | COM78/3 | 6015 | 115 |
|  | Dummy1 | -6378 | -1224 | 72 | Vci | 677 | -1174 | - | Dummy8 | 5838 | -1224 | 155 | COM79/2 | 5936 | 115 |
| - | Dummy2 | -6288 | -1224 | 73 | Vci | 777 | -1174 | - | Dummy9 | 5928 | -1224 | 156 | COM80/1 | 5856 | 115 |
| - | Dummy3 | -6198 | -1224 | 74 | Vci | 877 | -1174 | - | Dummy 10 | 6018 | -1224 | 157 | SEG1/112 | 5554 |  |
| - | Dummy 4 | -6108 | -1224 | 75 | Vci | 977 | -1174 | - | Dummy11 | 6108 | -1224 | 158 | SEG2/111 | 5454 | 117 |
|  | Dummy5 | -6018 | -1224 | 76 | C4+ | 1107 | -1174 | - | Dummy12 | 6198 | -1224 | 159 | SEG3/110 | 5354 | 1174 |
| - | Dummy6 | -5928 | -1224 | 77 | C4+ | 1207 | -1174 | - | Dummy 13 | 6288 | -1224 | 160 | SEG4/109 | 5254 | 1174 |
| - | Dummy7 | -5838 | -1224 | 78 | C4+ | 1307 | -1174 | - | Dummy 14 | 6378 | -1224 | 161 | SEG5/108 | 5154 | 1174 |
| 34 | GNDDUM | -5667 | -1224 | 79 | C4- | 1437 | -1174 | 117 | COM9/72 | 6603 | -1224 | 162 | SEG6/107 | 5054 | 1174 |
| 35 | IM2 | -5567 | -1224 | 80 | C4- | 1537 | -1174 | 118 | COM10/71 | 6603 | -1040 | 163 | SEG7/106 | 4954 | 117 |
| 36 | IM1 | -5383 | -1224 | 81 | C4- | 1637 | -1174 | 119 | COM11/70 | 6603 | -970 | 164 | SEG8/105 | 4854 | 11 |
| 37 | IM0/ID0 | -5207 | -1224 | 82 | C3+ | 1768 | -1174 | 120 | COM12/69 | 6603 | -900 | 165 | SEG9/104 | 4754 | 117 |
| 38 | VccDUM | -5107 | -1224 | 83 | C3+ | 1868 | -1174 | 121 | COM13/68 | 6603 | -830 | 166 | SEG10/103 | 4654 | 117 |


| No. | Pad Name | X | Y | No. | Pad Name | X | Y | No. | Pad Name | X | Y | No. | Pad Name | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 167 | SEG11/102 | 4554 | 1174 | 195 | SEG39/74 | 1751 | 1174 | 223 | SEG67/46 | -1051 | 1174 | 251 | SEG95/18 | -3853 | 1174 |
| 168 | SEG12/101 | 4454 | 1174 | 196 | SEG40/73 | 1651 | 1174 | 224 | SEG68/45 | -1151 | 1174 | 252 | SEG96/17 | -3953 | 1174 |
| 169 | SEG13/100 | 4353 | 1174 | 197 | SEG41/72 | 1551 | 1174 | 225 | SEG69/44 | -1251 | 1174 | 253 | SEG97/16 | -4053 | 1174 |
| 170 | SEG14/99 | 4253 | 1174 | 198 | SEG42/71 | 1451 | 1174 | 226 | SEG70/43 | -1351 | 1174 | 254 | SEG98/15 | -4153 | 1174 |
| 171 | SEG15/98 | 4153 | 1174 | 199 | SEG43/70 | 1351 | 1174 | 227 | SEG71/42 | -1451 | 1174 | 255 | SEG99/14 | -4253 | 11 |
| 172 | SEG16/97 | 4053 | 1174 | 200 | SEG44/69 | 1251 | 1174 | 228 | SEG72/41 | -1551 | 1174 | 256 | SEG100/13 | -4353 | 1174 |
| 173 | SEG17/96 | 3953 | 1174 | 201 | SEG45/68 | 1151 | 1174 | 229 | SEG73/40 | -1651 | 1174 | 257 | SEG101/12 | -4454 | 1174 |
| 174 | SEG18/95 | 3853 | 1174 | 202 | SEG46/67 | 1051 | 1174 | 230 | SEG74/39 | -1751 | 1174 | 258 | SEG102/11 | -4554 | 117 |
| 175 | SEG19/94 | 3753 | 1174 | 203 | SEG47/66 | 951 | 1174 | 231 | SEG75/38 | -1851 | 1174 | 259 | SEG103/10 | -4654 | 11 |
| 176 | SEG20/93 | 3653 | 1174 | 204 | SEG48/65 | 851 | 1174 | 232 | SEG76/37 | -1952 | 1174 | 260 | SEG104/9 | -4754 | 1174 |
| 177 | SEG21/92 | 3553 | 1174 | 205 | SEG49/64 | 751 | 1174 | 233 | SEG77/36 | -2052 | 1174 | 261 | SEG105/8 | -4854 | 117 |
| 178 | SEG22/91 | 3453 | 1174 | 206 | SEG50/63 | 651 | 1174 | 234 | SEG78/35 | -2152 | 1174 | 262 | SEG106/7 | -4954 | 117 |
| 179 | SEG23/90 | 3353 | 1174 | 207 | SEG51/62 | 550 | 1174 | 235 | SEG79/34 | -2252 | 1174 | 263 | SEG107/6 | -5054 | 117 |
| 180 | SEG24/89 | 3253 | 1174 | 208 | SEG52/61 | 450 | 1174 | 236 | SEG80/33 | -2352 | 1174 | 264 | SEG108/5 | -5154 | 117 |
| 181 | SEG25/88 | 3153 | 1174 | 209 | SEG53/60 | 350 | 1174 | 237 | SEG81/32 | -2452 | 1174 | 265 | SEG109/4 | -5254 | 117 |
| 182 | SEG26/87 | 3052 | 1174 | 210 | SEG54/59 | 250 | 1174 | 238 | SEG82/31 | -2552 | 1174 | 266 | SEG110/3 | -5354 | 1174 |
| 183 | SEG27/86 | 2952 | 1174 | 211 | SEG55/58 | 150 | 1174 | 239 | SEG83/30 | -2652 | 1174 | 267 | SEG111/2 | -5454 | 117 |
| 184 | SEG28/85 | 2852 | 1174 | 212 | SEG56/57 | 50 | 1174 | 240 | SEG84/29 | -2752 | 1174 | 268 | SEG112/1 | -5554 | 117 |
| 185 | SEG29/84 | 2752 | 1174 | 213 | SEG57/59 | -50 | 1174 | 241 | SEG85/28 | -2852 | 1174 | 269 | COM72/9 | -5856 | 115 |
| 186 | SEG30/83 | 2652 | 1174 | 214 | SEG58/55 | -150 | 1174 | 242 | SEG86/27 | -2952 | 1174 | 270 | COM71/10 | -5936 | 1153 |
| 187 | SEG31/82 | 2552 | 1174 | 215 | SEG59/54 | -250 | 1174 | 243 | SEG87/26 | -3052 | 1174 | 271 | COM70/11 | -6015 | 1153 |
| 188 | SEG32/81 | 2452 | 1174 | 216 | SEG60/53 | -350 | 1174 | 244 | SEG88/25 | -3153 | 1174 | 272 | COM69/12 | -6095 | 1153 |
| 189 | SEG33/80 | 2352 | 1174 | 217 | SEG61/52 | -450 | 1174 | 245 | SEG89/24 | -3253 | 117 | 273 | COM68/13 | -6175 | 1153 |
| 190 | SEG34/79 | 2252 | 1174 | 218 | SEG62/51 | -550 | 1174 | 246 | SEG90/23 | -3353 | 1174 | 274 | COM67/14 | -6254 | 1153 |
| 191 | SEG35/78 | 2152 | 1174 | 219 | SEG63/50 | -651 | 1174 | 247 | SEG91/22 | -3453 | 1174 | 275 | COM66/15 | -6334 | 115 |
| 192 | SEG36/77 | 2052 | 1174 | 220 | SEG64/49 | -751 | 1174 | 248 | SEG92/21 | -3553 | 1174 |  |  |  |  |
| 193 | SEG37/76 | 1952 | 1174 | 221 | SEG65/48 | -851 | 1174 | 249 | SEG93/20 | -3653 | 1174 |  |  |  |  |
| 194 | SEG38/75 | 1851 | 1174 | 222 | SEG66/47 | -951 | 1174 | 250 | SEG94/19 | -3753 | 1174 |  |  |  |  |

## TCP Dimensions (HD66728xxxTB0)



## Pin Functions

Table 2 Pin Functional Description

| Signals | Number of Pins | 1/0 | Connected to | Functions |
| :---: | :---: | :---: | :---: | :---: |
| IM2, IM1 | 2 | I | GND or $\mathrm{V}_{\mathrm{cc}}$ | Selects the MPU interface mode: |
|  |  |  |  | IM2 IM1 MPU interface mode |
|  |  |  |  | "GND" "GND" Clock-synchronized serial interface |
|  |  |  |  | "GND" "Vcc" 68 -system parallel bus interface |
|  |  |  |  | "Vcc" "GND" Setting inhibited |
|  |  |  |  | "Vcc" $\quad$ "Vcc" $\quad 80$-system parallel bus interface |
| IMO/ID | 1 | 1 | GND or $\mathrm{V}_{\mathrm{cc}}$ | Selects the transfer bus length for a parallel bus interface. <br> GND: 8-bit bus, Vcc: 4-bit bus Inputs the ID of the device ID code for a serial bus interface. |
| CS* | 1 | 1 | MPU | Selects the HD66728: <br> Low: HD66728 is selected and can be accessed High: HD66728 is not selected and cannot be accessed <br> Must be fixed at GND level when not in use. |
| RS | 1 | I | MPU | Selects the register for a parallel bus interface. Low: Instruction High: RAM access Selects the key scan interrupt method in the standby period for a serial interface. Monitors a total of eight keys connected to KSTO at the GND level and monitors all keys at the Vcc level to generate an interrupt. Must be fixed at the GND or Vcc level. |
| E/WR*/SCL | 1 | 1 | MPU | For an 80-system parallel bus interface, serves as a write strobe signal and writes data at the low level. For a 68-system parallel bus interface, serves as an enable signal to activate data read/write operation. Inputs the serial transfer clock for a serial interface. Fetches data at the rising edge of a clock. |
| $\begin{aligned} & \text { RW/RD*/ } \\ & \text { SDA } \end{aligned}$ | 1 | $\begin{aligned} & \text { I or } \\ & \text { I/O } \end{aligned}$ | MPU | For an 80-system parallel bus interface, serves as a write strobe signal and reads data at the low level. For a 68 -system parallel bus interface, serves as a signal to select data read/write operation. <br> Low: Write High: Read <br> Serves as the bidirectional serial transfer data for a serial interface. Sends/Receives data. |
| IRQ* | 1 | 0 | MPU | Generates the key scan interrupt signal. |
| $\begin{aligned} & \text { KST0- } \\ & \text { KST3 } \end{aligned}$ | 4 | 0 | Key matrix | Generates strobe signals for latching scanned data from the key matrix at specific time intervals. Available for a serial interface only. |

## Table 2 Pin Functional Description (cont)

|  | Number of <br> Pins | l/O | Connected to |
| :--- | :--- | :--- | :--- | | Functions |
| :--- |

## HD66728

Table 2 Pin Functional Description (cont)

| Signals | Number of Pins | I/O | Connected to | Functions |
| :---: | :---: | :---: | :---: | :---: |
| VLOUT | 3 | O | $\mathrm{V}_{\text {LCD }}$ pin/booster capacitance | Potential difference between Vci and GND is triple- to five-times-boosted and then output. Magnitude of boost is selected by instruction. |
| C1+, C1- | 8 | - | Booster capacitance | External capacitance should be connected here for boosting. |
| C2+, C2- | 6 | - | Booster capacitance | External capacitance should be connected here when using the triple or more booster. |
| C3+, C3- | 6 | - | Booster capacitance | External capacitance should be connected here when using the quadruple and five-times booster. |
| C4+, C4- | 6 | - | Booster capacitance | External capacitance should be connected here when using the five-times booster. |
| RESET* | 1 | 1 | MPU or external R-C circuit | Reset pin. Initializes the LSI when low. |
| OPOFF | 1 | 1 | $V_{c c}$ or GND | Turns the internal operational amplifier off when OPOFF = $\mathrm{V}_{\mathrm{cc}}$, and turns it on when OPOFF = GND. If the amplifier is turned off (OPOFF $=\mathrm{V}_{\mathrm{cc}}$ ), V 1 to V 5 must be supplied to the V10UT to V5OUT pins. |
| VccDUM | 1 | 0 | Input pins | Outputs the internal $\mathrm{V}_{\mathrm{cc}}$ level; shorting this pin sets the adjacent input pin to the $\mathrm{V}_{\mathrm{cc}}$ level. |
| GNDDUM | 1 | 0 | Input pins | Outputs the internal GND level; shorting this pin sets the adjacent input pin to the GND level. |
| Dummy | 5 | - | - | Dummy pad. Must be left disconnected. |
| TEST | 1 | 1 | GND | Test pin. Must be fixed at GND level. |
| VTEST1 | 1 | 1 | GND or $\mathrm{V}_{\text {cc }}$ | Adjusts the driving capability of the internal operational amplifier for the LCD. This signal enters the normal drive mode in the GND side, and it enters the high-power drive mode in the $\mathrm{V}_{\mathrm{cc}}$ side. When the display quality is not sufficient, use the high-power drive mode even though the power-consumption current is large. |
| VTEST2 | 1 | - | - | Test pin. Must be left disconnected. |
| VTEST3 | 1 | 1 | $\mathrm{V}_{\mathrm{cc}}$ or GND | Adjusts the driving capability of the internal operational amplifier for the LCD. This signal enters the normal drive mode or high-power mode in the GND side according to the VTEST1 pin setting, and it enters the low-power drive mode in the $\mathrm{V}_{\mathrm{cc}}$ side. Use this signal in the low-power mode so that the display quality is not lowered. |

## Block Function Description

## System Interface

The HD66728 has five types of system interfaces, and a clock-synchronized serial, a 68 -system 4-bit/8-bit bus, and a 80 -system 4-bit/8-bit bus. The interface mode is selected by the IM2-0 pins. The key scan of the HD66728 is not available for the 4-bit/8-bit bus interface. Instead, use the clock-synchronized serial interface.

The HD66728 has two 8-bit registers: an instruction register (IR) and a data register (DR).
The IR stores instruction codes, such as clear display, display control, and address information for the display data RAM (DDRAM) and character generator RAM (CGRAM).

The DR temporarily stores data to be written into the DDRAM or CGRAM. Data written into the DR from the MPU is automatically written into the DDRAM or CGRAM by internal operation. When address information is written into the IR, data is read and then stored in the DR from the DDRAM or CGRAM by internal operation. Data is read through the DR when reading from the RAM, and the first read data is invalid and the second and the following data are normal. After reading, data in the DDRAM or CGRAM at the next address is sent to the DR for the next reading from the MPU.

Execution time for instruction excluding clear display is 0 clock cycle and instructions can be written in succession.

## Table 3 Register Selection by RS and R/W Bits

| R/W Bits | RS Bits | Operations |
| :--- | :--- | :--- |
| 0 | 0 | Write instructions to IR |
| 1 | 0 | Read key scan data (SCAN0-3) |
| 0 | 1 | DR write as an internal operation (DR to DDRAM or CGRAM) |
| 1 | 1 | DR read as an internal operation (DDRAM or CGRAM to DR) |

## Key Scan Registers (SCAN0 to SCAN3)

The key matrix scanner senses and holds the key states at each rising edge of the key strobe signals that are output by the HD66728. The key strobe signals are output as time-multiplexed signals from KST0 to KST3. After passing through the key matrix, these strobe signals are used to sample the key status on eight inputs from KIN0 to KIN7, enabling up to 32 keys to be scanned.

The states of inputs KIN0 to KIN7 are sampled by key strobe signal KST0 and latched into register SCAN0. Similarly, the data sampled by strobe signals KST1 to KST3 is latched into registers SCAN1 to SCAN3, respectively.

## HD66728

## General Output Ports (PORT0 to PORT 2)

The HD66728 has three general output ports. These ports control drive current such as that for LEDs or backlighting by using the current boosted by an external transistor.

## Address Counter (AC)

The address counter (AC) assigns addresses to the DDRAM or CGRAM. When an address set instruction is written into the IR, the address information is sent from the IR to the AC. Selection of the DDRAM and CGRAM is also determined concurrently by the RAM select bit (RM1/0).

After writing into the DDRAM or CGRAM, the AC is automatically incremented by 1 (or decremented by 1). After reading from the data, the RDM bit automatically updates or does not update the AC. The cursor display position is determined by the address counter value.

## Display Data RAM (DDRAM)

The display data RAM (DDRAM) stores display data represented in 8 -bit character codes in the character display mode. Its capacity is $160 \times 8$ bits, or 160 characters, which is equivalent to an area of 16 characters $\times 10$ lines. Any number of display lines (LCD drive duty ratio) from 1 to 10 can be selected by software. Here, assignment of DDRAM addresses is the same for all display modes (table 5). The line to be displayed at the top of the display (display-start line) can also be selected by register settings. The graphics display mode does not use data in the DDRAM.

## Character Generator ROM (CGROM)

The character generator ROM (CGROM) generates $6 \times 8$-dot character patterns from 8 -bit character codes. It is equipped with a memory bank to generate 240 character patterns or 192 character patterns, switch able according to applications. For details, see the CGROM Bank Switching Function section. Table 6 illustrates the relation between character codes and character patterns for the Hitachi standard CGROM. User-defined character patterns are also available using a mask-programmed ROM (see the Modifying Character Patterns section).

## Character Generator RAM (CGRAM)

The character generator RAM (CGRAM) allows the user to redefine the character patterns in the character display mode. Up to 64 character patterns of $7 \times 8$-dot characters can be simultaneously displayed. DRAM-specified character code can be selected to display one of these user font patterns.

The CGRAM serves as a RAM to store $112 \times 80$-dot bit pattern data in the graphics display mode. Here, display patterns are directly written into CGRAM. Character codes set in the DDRAM are not used. For details, see the Graphics Display section.

The CGRAM stores the bit-pattern data in the superimposed display mode as well as in the graphics display mode. Here, the CGRAM cannot be used for displaying the user font pattern as the character. For details, see the Superimposed Display Function section.

## Timing Generator

The timing generator generates timing signals for the operation of internal circuits such as the DDRAM, CGROM, and CGRAM. The RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interference with one another. This prevents flickering in areas other than the display area when writing data to the DDRAM, for example.

## Cursor/Blink Controller

The cursor/blink (or black-and-white reversed) control is used to create a cursor or a flashing area on the display in a position corresponding to the location stored in the address counter (AC).


Note: The cursor/blink or black-and-white reversed control is also active when the address counter indicates the CGRAM. However, it has no effect on the display.

Figure 3 Cursor Position and DDRAM Address $(A C=08 H)$

## Oscillation Circuit (OSC)

The HD66728 can provide R-C oscillation simply through the addition of an external oscillation-resistor between the OSC1 and OSC2 pins. The appropriate oscillation frequency for operating voltage, display size, and frame frequency can be obtained by adjusting the external-resistor value. Clock pulses can also be supplied externally. Since R-C oscillation stops during the standby mode, current consumption can be reduced. For details, see the Oscillation circuit section.

## Liquid Crystal Display Driver Circuit

The liquid crystal display driver circuit consists of 80 common signal drivers (COM1 to COM80) and 112 segment signal drivers (SEG1 to SEG112). When the number of lines are selected by a program, the required common signal drivers automatically output drive waveforms, while the other common signal drivers continue to output unselected waveforms.

Character pattern data is sent serially through a 112-bit shift register and latched when all needed data has arrived. The latched data then enables the segment signal drivers to generate drive waveform outputs.

The shift direction of 112-bit data can be changed by the SGS bit. The shift direction for the common driver can also be changed by the CMS bit by selecting an appropriate direction for the device mounting configuration.

## HD66728

When multiplexing drive is not used, or during the standby or sleep mode, all the above common and segment signal drivers output the GND level, halting the display.

## Booster (DC-DC Converter)

The booster generates triple, quadruple, or five-times voltage input to the Vci pin. With this, both the internal logic units and LCD drivers can be controlled with a single power supply. Boost output level from triple to five-times boost can be selected by software. For details, see the Power Supply for Liquid Crystal Display Drive section.

## V-Pin Voltage Follower

A voltage follower for each voltage level (V1 to V5) reduces current consumption by the LCD drive power supply circuit. No external resistors are required because of the internal bleeder-resistor, which generates different levels of LCD drive voltage. This internal bleeder-resistor can be software-specified from 1/4 bias to $1 / 10$ bias, according to the liquid crystal display drive duty value. The voltage followers can be turned off while multiplexing drive is not being used. For details, see the Power Supply for Liquid Crystal Display Drive section.

## Contrast Adjuster

The contrast adjuster can be used to adjust LCD contrast in 64 steps by varying the LCD drive voltage by software. This can be used to select an appropriate LCD brightness or to compensate for temperature.

## DDRAM Address Map

Table 4 DDRAM Addresses and Display Positions

| Dis- <br> play <br> Line | 1st Char. | 2nd Char. | 3rd <br> Char. | 4th Char. | 5th <br> Char. | 6th Char. | 7th Char. | 8th Char. | 9th Char. | 10th Char. | 11th Char. | 12th Char. | 13th Char. | 14th Char. | 15th Char. | 16th Char. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1st | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | OC | OD | OE | OF |
| 2nd | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 1B | 1 C | 1D | 1E | 1F |
| 3rd | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2 C | 2D | 2E | 2 F |
| 4th | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B | 3 C | 3D | 3 E | 3 F |
| 5th | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4 C | 4D | 4E | 4F |
| 6th | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5B | 5C | 5D | 5E | 5F |
| 7th | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 6B | 6C | 6D | 6E | 6F |
| 8th | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 7A | 7B | 7 C | 7D | 7E | 7F |
| 9th | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 8A | 8B | 8C | 8D | 8E | 8F |
| 10th | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | 9A | 9B | 9C | 9 D | 9 E | 9 F |

Note: When SGS = 0, SEG1/112 to SEG7/106 appear at the first character at the extreme left of the screen.
When SGS $=1$, SEG112/1 to SEG106/7 appear at the first character at the extreme left of the screen.

## HD66728

Table 5 Display-line Modes, Display-start Line, and DDRAM Addresses (10-line Display Mode)
Display-start Lines (SN3-0)

| Common Driver | 1st Line (0000) | 2nd Line (0001) | 3rd Line (0010) | 4th Line (0011) | 5th Line (0100) | 6th <br> Line <br> (0101) | 7th Line (0110) | 8th <br> Line <br> (0111) | 9th Line (1000) | 10th Line (1001) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { COM1- } \\ & \text { COM8 } \end{aligned}$ | $\begin{aligned} & \hline 00 \mathrm{H}- \\ & 0 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \begin{array}{l} 20 \mathrm{H}- \\ 2 \mathrm{FH} \end{array} \end{aligned}$ | $\begin{aligned} & \hline 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 90 \mathrm{H}- \\ & 9 \mathrm{FH} \end{aligned}$ |
| COM9COM16 | $10 \mathrm{H}-$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $80 \mathrm{H}-$ | $\begin{aligned} & \text { 90H- } \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 00H- } \\ & 0 \mathrm{FH} \end{aligned}$ |
| $\begin{aligned} & \hline \text { COM17- } \\ & \text { COM24 } \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 90 \mathrm{H}- \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 00H- } \\ & 0 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ |
| $\begin{aligned} & \hline \text { COM25- } \\ & \text { COM32 } \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 90 \mathrm{H}- \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \mathrm{OOH} \\ & \mathrm{OFH} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ |
| $\begin{aligned} & \text { COM33- } \\ & \text { COM40 } \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 90H- } \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 00H- } \\ & \text { OFH } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ |
| $\begin{aligned} & \text { COM41- } \\ & \text { COM48 } \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 60H- } \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 90H- } \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 00H- } \\ & 0 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ |
| COM49- COM56 | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 80 \mathrm{H}- \\ & 8 \mathrm{EH} \end{aligned}$ | $\begin{aligned} & \text { 90H- } \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 00H- } \\ & 0 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ |
| COM57COM64 | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 90H- } \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { 00H- } \\ & 0 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ |
| COM65- COM72 | $\begin{aligned} & 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 90 \mathrm{H}- \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 00 \mathrm{H}- \\ & 0 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ |
| COM73COM80 | $\begin{aligned} & \text { 90H- } \\ & 9 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \text { OOH- } \\ & 0 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{H}- \\ & 1 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 20 \mathrm{H}- \\ & 2 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 30 \mathrm{H}- \\ & 3 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 40 \mathrm{H}- \\ & 4 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{H}- \\ & 5 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 60 \mathrm{H}- \\ & 6 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & 70 \mathrm{H}- \\ & 7 \mathrm{FH} \end{aligned}$ | $\begin{aligned} & \hline 80 \mathrm{H}- \\ & 8 \mathrm{FH} \end{aligned}$ |

Table 6 CGROM Memory Bank $0($ ROM Bit $=0)$


Table 7 CGROM Memory Bank 1 (ROM Bit = 1)


## CGRAM Address Map

Table 8 Relationship between Character Code in Character Display Mode ( $\mathbf{G R}=\mathbf{0}$ ) and CGRAM (RM = 1) Address

Font Bank Memory Bank: $\mathrm{ROM}=0,1$

| Character <br> Code | "00"H | "01"H | "02"H | "03"H | "04"H | "05"H | "06"H | "07"H | "08"H | "09"H | "0A"H | "0B"H | "0C"H | "0D"H | "0E"H | "0F"H |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CGRAM | 000 | 007 | OOE | 015 | 01C | 023 | 02A | 031 | 038 | 03F | 046 | 04D | 054 | 05B | 062 | 069 |
| Address | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to |
| (HEX) | 006 | 00D | 014 | 01B | 022 | 029 | 030 | 037 | 03E | 045 | 04C | 053 | 05A | 061 | 068 | 06F |
| Font Bank | Memory Bank: ROM = 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Character <br> Code | "10"H | "11"H | "12"H | "13"H | "14"H | "15"H | "16"H | "17"H | "18"H | "19"H | "1A"H | "1B"H | "1C"H | "1D"H | "1E"H | "1F"H |
| CGRAM | 080 | 087 | 08E | 095 | 09C | OA3 | OAA | OB1 | 0B8 | OBF | 0C6 | OCD | 0D4 | ODB | 0E2 | 0E9 |
| Address | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to |
| (HEX) | 086 | 08D | 094 | 09B | OA2 | 0A9 | OB0 | 0B7 | OBE | 0C5 | OCC | 0D3 | ODA | 0E1 | 0E8 | OEF |
| Font Bank | Memory Bank: ROM = 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Character <br> Code | "80"H | "81"H | "82"H | "83"H | "84"H | "85"H | "86"H | "87"H | "88"H | "89"H | "8A"H | "8B"H | "8C"H | "8D"H | "8E"H | "8F"H |
| CGRAM | 100 | 107 | 10E | 115 | 11C | 123 | 12A | 131 | 138 | 13F | 146 | 14D | 154 | 15B | 162 | 169 |
| Address | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to |
| (HEX) | 106 | 10D | 114 | 11B | 122 | 129 | 130 | 137 | 13E | 145 | 14C | 153 | 15A | 161 | 168 | 16F |
| Font Bank | Memory Bank: ROM = 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Character <br> Code | "90"H | "91"H | "92"H | "93"H | "94"H | "95"H | "96"H | "97"H | "98"H | "99"H | "9A"H | "9B"H | "9C"H | "9D"H | "9E"H | "9F"H |
| CGRAM | 180 | 187 | 18E | 195 | 19C | 1A3 | 1AA | 1B1 | 1B8 | 1BF | 1 C 6 | 1 CD | 1D4 | 1DB | 1E2 | $1 \mathrm{E9}$ |
| Address | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to | to |
| (HEX) | 186 | 18D | 194 | 19B | 1A2 | 1A9 | $1 \mathrm{B0}$ | 1B7 | 1BE | 1 C 5 | 1CC | 1D3 | 1DA | 1 E 1 | 1E8 | 1EF |

Notes: 1. In the character display mode ( $\mathrm{SPR}=0$ and $\mathrm{GR}=0$ ), $\mathrm{RM}=1$ is set and CGRAM is used. The CGRAM font pattern is displayed using character codes set to the DDRAM as per the above table.
2. In the graphics display mode ( $\mathrm{SPR}=0$ and $\mathrm{GR}=1$ ), the CGRAM bit map data is displayed irrespective of the DDRAM set character code.
3. In the superimposed display mode ( $\mathrm{SPR}=1$ ), the CGRAM bit map data is displayed.
4. When the memory bank switching bit generates $R O M=0$, CGRAM fonts for 16 character codes " 00 "H to " 0 F"H can be displayed. When ROM = 1, CGRAM fonts for 64 character codes " 00 " H to "1F"H and "80"H to "9F"H can be displayed.

## HD66728

Table 9 Relationship between CGRAM Address and Character Pattern (CGRAM Data)

| Character Code | 00H |  |  |  |  |  |  | 01H |  |  |  |  |  |  |  | 9FH |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CGRAM Address | 000 | 001 | 002 | 003 | 004 | 005! | 006 | 007 | 008 | 009 | 00A | 00B | 00C | 00D | 1. | 1E9 | $1 E A$ | 1EB | 1EC | $1 E D$ | 1EE | 1 EF |
| DB0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $\square$ | 0 | $1:$ | : 1 | 1 | 1 | 1 | 1 |
| DB1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1. | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| DB2 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | $\square$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| DB3 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $\because$ | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| DB4 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| DB5 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | - | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| DB6 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 ' | 1 | 1 | 1 | 1 | 0 | -1 | 0 | 1 ' | :1 | 0 | 0 | 0 | 0 |
| DB7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\cdots$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Notes: 1. The least significant bit (LSB) of the write data is displayed on the first line. The most significant bit (MSB) is displayed on the 8th raster-row.
2. The 8th raster-row is the cursor position and its display is formed by a logical OR with the cursor.
3. A set bit in CGRAM data 1 corresponds to display selection (lit) and 0 to non-selection (unlit).

Table 10 Relationship between Display Position and CGRAM Address in Graphics Display Mode $(G R=1$ and $S P R=0)$ and Superimposed Display Mode $(S P R=1)($ CGRAM（1）：RM＝ 1）

| Segment Driver |  | N $\stackrel{N}{\Sigma}$ $\bar{S}$ U U | $\begin{aligned} & \underset{\Gamma}{\Sigma} \\ & \underset{\sim}{N} \\ & \underset{\sim}{\sim} \end{aligned}$ |  |  |  |  |  |  | प $\frac{0}{8}$ － W | O $\frac{0}{c}$ $\vdots$ $\vdots$ $\omega$ $\omega$ |  | $\overline{0}$ $\stackrel{\rightharpoonup}{N}$ $\vdots$ $\vdots$ $山$ |  |  |  |  | $\begin{aligned} & \bullet \\ & \stackrel{\circ}{N} \\ & \stackrel{N}{N} \\ & \underset{\sim}{U} \end{aligned}$ | ＇＂ |  |  | $\begin{aligned} & \text { N } \\ & \stackrel{0}{7} \\ & \bar{ভ} \\ & \underset{\sim}{心} \end{aligned}$ |  | $\begin{aligned} & \bar{N} \\ & \underset{N}{\bar{N}} \\ & \underset{\sim}{心} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $$ | SGS＝＂0＂ | 000 | 001 | 002 | 003 | 004 | 005 | 006 | 007 | 008 | 009 | 00A | 00B | 00C | 00D | 00E | 00F | 010 | ＇＂ | 06B | 06 C | 06D | 06E | 06F | （HEX） |
|  | SGS＝＂1＂ | 06F | 06E | 06D | 06C | 06B | 06A | 069 | 068 | 067 | 066 | 065 | 064 | 063 | 062 | 061 | 060 | 05F | ＂${ }^{\prime}$ | 004 | 003 | 002 | 001 | 000 |  |
|  | DB0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | COM1 |
|  | DB1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | 1 | 1 | 0 | 0 | COM2 |
|  | DB2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | COM3 |
|  | DB3 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | COM4 |
|  | DB4 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | COM5 |
|  | DB5 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | COM6 |
|  | DB6 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | 0 | 1 | 1 | 1 | 0 | COM7 |
|  | DB7 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | COM8 |
| $\begin{array}{\|l\|} \hline \mathscr{0} \\ \frac{0}{0} \\ \hline \frac{0}{4} \\ \hline \end{array}$ | SGS＝＂0＂ | 080 | 081 | 082 | 083 | 084 | 085 | 086 | 087 | 088 | 089 | 08A | 08B | 08C | 08D | 08E | 08F | 090 | －${ }^{1}$ | OEB | E | OE | 0E | OEF | （HEX） |
|  | SGS＝＂1＂ | 0EF | OEE | 0E | 0E | 0E | 0E | 0E9 | 0E8 | 0E7 | 0E6 | 0E5 | 0E4 | 0E3 | 0E2 | 0E1 | 0E0 | 0DF | －－ | 084 | 083 | 082 | 081 | 080 |  |
|  | DB0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\square$ | 0 | 1 | 1 | 1 | 0 | COM9 |
|  | DB1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | 1 | 0 | 0 | 0 | 1 | COM10 |
|  | DB2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 1 | COM11 |
|  | DB3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | COM12 |
|  | DB4 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | COM13 |
|  | DB5 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 1 | 0 | 0 | 0 | COM14 |
|  | DB6 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |  | 1 | 1 | 1 | 1 | 1 | COM15 |
|  | DB7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | COM16 |
| $\begin{array}{\|l\|} \hline \mathscr{0} \\ \text { 弟 } \\ \hline \frac{0}{4} \\ \hline \end{array}$ | SGS＝＂0＂ | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | 108 | 109 | 10A | 10B | 10C | 10D | 10E | 10F | 110 | －${ }^{\prime}$ | 16B | 6 C | 16D | 16E | 16F | （HEX） |
|  | SGS＝＂1＂ | 16F | 16E | 16D | 16C | 16B | 16A | 169 | 168 | 167 | 166 | 165 | 164 | 163 | 162 | 161 | 160 | 15F | －${ }^{+}$ | 104 | 103 | 102 | 101 | 100 |  |
|  | DB0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | 1 | 1 | 1 | 1 | COM17 |
|  | DB1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | COM18 |
|  |  |  |  |  |  |  |  |  |  | ！ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | DB7 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | COM24 |
|  | SGS＝＂0＂ | 180 | 181 | 182 | 183 | 184 | 185 | 186 | 187 | 188 | 189 | 18A | 18B | 18C | 18D | 18E | 18F | 180 | $\square$ | 1EB | 1 EC | 1ED | 1 E | 1EF | （HEX） |
|  | SGS＝＂1＂ | 1EF | 1 EE | 1 ED | 100 | 1 EB | 1EA | 1 E9 | 1E8 | 1E7 | 1E6 | 1E5 | 1E4 | 1 E 3 | 1E2 | 1 E 1 | 1E0 | 1DF | － | 184 | 183 | 182 | 181 | 180 |  |
|  | DB0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | COM25 |
|  | DB1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 1 | 1 | 0 | COM26 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ， | ； |
|  | DB7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ${ }^{\square} \cdot$ | 0 | 0 | 0 | 0 | 0 | COM32 |
|  | SGS＝＂0＂ | 200， | 20 | 20 | 203 |  | 205： |  | 207 |  |  |  |  |  |  |  |  | 210 | $\square$ |  | 26C | 26D | 26 | 26 F | （HEX） |
|  | SGS＝＂1＂ | 26F | ；26E： |  |  |  |  |  |  |  | ， 0 | ， | 64 | 263 | 62 | 1 | 260 | 25F， |  | 04 | 03 | 02 | 201 | 200 |  |
|  | DB0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 1 | 0 | COM33 |
|  | DB1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 1 | 1 | 0 | COM34 |
|  | ！ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ； |
|  | DB7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | COM40 |

Notes： 1 ．When the RM bit is set to 1 ，the CGRAM can be selected．
2. In the graphics display mode (SPR = 0 and $G R=1$ ) and the superimposed mode ( $\mathrm{SPR}=1$ ), the CGRAM bit map data is displayed irrespective of the DDRAM set data.
3. A set bit in CGRAM data 1 corresponds to display selection (lit) and 0 to non-selection (unlit).

Table 11 Relationship between Display Position and CGRAM Address in Graphics Display Mode $(\mathbf{G R}=1$ and $\mathbf{S P R}=\mathbf{0})$ and Superimposed Display Mode $(\mathbf{S P R}=1)($ CGRAM (2): RM = 1)

|  | egment river | $\begin{aligned} & N \\ & \underset{\Sigma}{\Sigma} \\ & \underset{\sim}{U} \\ & \underset{\sim}{0} \end{aligned}$ |  | $\begin{aligned} & \text { 우 } \\ & \stackrel{\rightharpoonup}{N} \\ & \underset{N}{\mathcal{W}} \end{aligned}$ |  |  |  | $\circ$ <br> $\stackrel{O}{N}$ <br> $\stackrel{N}{N}$ <br> U | $\begin{aligned} & \text { no } \\ & \frac{0}{c} \\ & \text { on } \\ & \underset{\sim}{u} \\ & \hline \end{aligned}$ |  |  |  | 든 N N U U |  |  |  |  |  | '" | N 0 0 $\vdots$ $\vdots$ U |  |  |  | $\begin{aligned} & \bar{N} \\ & \underset{N}{\bar{N}} \\ & \underset{\sim}{U} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SGS="0" | 280 | 281 | 282 | 283 | 284 | 285 | 286 | 287 | 288 | 289 | 28A | 28B | 28C | 28D | 28E | 28F | 290 | [ ${ }^{\prime}$ | 2EB | 2EC | 2ED | 2E | 2EF | (HEX) |
|  | SGS="1" | 2EF | 2EE | 2E | 2EC | 2 E | 2EA | 2E9 | 2E8 | 2E7 | 2E6 | 2E5 | 2E4 | 2E3 | 2E2 | 2E1 | 2E0 | 2DF | ' ${ }^{\prime}$ | 284 | 283 | 282 | 281 | 280 |  |
|  | DB0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  | $\square$ | 1 | 1 | 1 | 1 | 1 | COM41 |
|  | DB1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 0 | 1 | 0 | COM42 |
|  | DB2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 1 | 1 | 0 | 0 | COM43 |
|  | DB3 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | 0 | 0 | 1 | 0 | COM44 |
|  | DB4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 1 | COM45 |
|  | DB5 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  | 1 | 0 | 0 | 0 | 1 | COM46 |
|  | DB6 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | $\square$ | 0 | 1 | 1 | 1 | 0 | COM47 |
|  | DB7 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $\square \cdot$ | 0 | 0 | 0 | 0 | 0 | COM48 |
|  | SGS="0" | 300 | 301 | 302 | 303 | 304 | 305 | 306 | 307 | 308 | 309 | 30A | 30B | 30 C | 30D | 30E | 30F | 310 | - ${ }^{\prime}$ | 36B | 36C | 36D | 36E | 36F | (HEX) |
|  | SGS="1" | 36F | 36E | 36D | 36C | 36B | 36A | 369 | 368 | 367 | 366 | 365 | 364 | 363 | 362 | 361 | 360 | 35F | '" | 304 | 303 | 302 | 301 | 300 |  |
|  | DB0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  | 1 | 1 | 1 | 1 | 1 | COM49 |
|  | DB1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 0 | 0 | 0 | 0 | COM50 |
|  | DB2 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  | 1 | 1 | 1 | 1 | 0 | COM51 |
|  | DB3 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | 0 | 0 | 0 | 1 | COM52 |
|  | DB4 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 1 | COM53 |
|  | DB5 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  | 1 | 0 | 0 | 0 | 1 | COM54 |
|  | DB6 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |  | 0 | 1 | 1 | 1 | 0 | COM55 |
|  | DB7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $\square 1$ | 0 | 0 | 0 | 0 | 0 | COM56 |
|  | SGS="0" | 380 | 381 | 382 | 383 | 384 | 385 | 386 | 387 | 388 | 389 | 38A | 38B | 38 C | 38D | 38 E | 38 F | 390 | - ${ }^{\prime}$ | B | 3EC3 | 3ED | EE | 3EF | (HEX) |
|  | SGS="1" | 3EF | 3EE | 3E | 3EC | 3EB | 3EA | 3E9 | 3E8 | 3E7 | 3E6 | 3E5 | 3E4 | 3E3 | 3E2 | 3E1 | 3E0 | 3DF | ' ${ }^{\prime}$ | 384 | 383 | 382 | 381 | 380 |  |
|  | DB0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  | 0 | 0 | 1 | 0 | 0 | COM57 |
|  | DB1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0 | 1 | 1 | 0 | 0 | COM58 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | DB7 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | ${ }^{\square}$ | 0 | 0 | 0 | 0 | 0 | COM64 |
|  | SGS="0" | 400 | 401 | 402 | 403 | 404 | 405 | 406 | 407 | 408 | 409 | 40A | 40B | 40C | 40D | 40E | 40F | 410 | . ${ }^{1}$ | 46B | 46C | 46D | 46E | 46F | (HEX) |
|  | SGS="1" | 46F | 46E | 46D | 46C | 46B | 46A | 469 | 468 | 467 | 466 | 465 | 464 | 463 | 462 | 461 | 460 | 45F | [ $\quad 1$ | 404 | 403 | 402 | 401 | 400 |  |
|  | DB0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  | 0 | 1 | 1 | 1 | 0 | COM65 |
|  | DB1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 0 | 0 | 0 | 1 | COM66 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | DB7 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | .1. | 0 | 0 | 0 | 0 | 0 | COM72 |
|  | SGS="0" | 480 | 481, | 482 | 483, | 484 | 485, | 486 | 487, | 488 | 489 | 48A, | 48B | 48 | 48 | 48 | 48 F | 490 | $\cdots$ | $4 \mathrm{~EB}$ | $4 E$ | IED | $4 \mathrm{EE}$ | EF | (HEX) |
|  | SGS="1" | 4EF | 4EE |  | 4EC | 4EB | 4EA | 9, | 4E8 | 4E7, | 4E6 | 4E5 | E4 | E3 | E2, | 4E1 | 4E0 | 4DF | '" | 484, | 483 | 482, | 481 | 480 |  |
|  | DB0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  | 0 | 1 | 1 | 1 | 0 | COM73 |
|  | DB1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | ${ }^{\square}$ | 1 | 0 | 0 | 0 | 1 | COM74 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ' |
|  | DB7 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | - | 0 | 0 | 0 | 0 | 0 | COM80 |

Notes: 1. When the RM bit is set to 1 , the CGRAM can be selected.
2. In the graphics display mode ( $\mathrm{SPR}=0$ and $G R=1$ ) and the superimposed mode ( $\mathrm{SPR}=1$ ), the CGRAM bit map data is displayed irrespective of the DDRAM set data.
3. A set bit in CGRAM data 1 corresponds to display selection (lit) and 0 to non-selection (unlit).

## Modifying Character Patterns

## Character Pattern Development Procedure



Figure 4 Character Pattern Development Procedure

## HD66728

The following operations correspond to the numbers listed in figure 4:

1. Determine the correspondence between character codes and character patterns.
2. Create a list indicating the correspondence between EPROM addresses and data.
3. Program the character patterns into an EPROM.
4. Send the EPROM to Hitachi.
5. Computer processing of the EPROM is performed at Hitachi to create a character pattern list, which is sent to the user.
6. If there are no problems within the character pattern list, a trial LSI is created at Hitachi and samples are sent to the user for evaluation. When the user confirms that the character patterns are correctly written, Hitachi will start LSI mass production.

## Programming Character Patterns

This section explains the correspondence between addresses and data used for program character patterns in EPROM.

Programming to EPROM: The HD66728 character generator ROM can generate $4326 \times 8$-dot character patterns. Table 12 shows the correspondence between the EPROM address, data, and the character pattern.

Table 12 Examples of Correspondence between EPROM Address, Data, and Character Pattern ( $6 \times 8$ Dots)

| EPROM Address |  |  |  |  |  |  |  |  |  |  |  | MSB |  | Da |  |  | LS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A12 | A11 A10 | A9 | A8 A7 | A6 | A5 | A |  | A3 | A2 | A1 | Ao | $\mathrm{O}_{5} \mathrm{O}_{4} \mathrm{O}_{3} \mathrm{O}_{2} \mathrm{O}_{1} \mathrm{O}_{0}$ |  |  |  |  |  |
| 0 | 01 | 0 | 11 |  | 00 | 1 |  | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
|  |  |  |  |  |  |  | 0 | 0 | 1 | 1 |  | 1 | 0 | 0 | 1 | 0 |
|  |  |  |  |  |  |  | 0 | 1 | 0 | 0 |  | 0 | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| $V$ |  |  |  |  |  |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | $\checkmark \sim$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROM <br> bit | Character code |  |  |  |  |  |  | 0 |  | pos | itio |  |  |  |  |  |  |

Notes: 1. EPROM address: Bit A12 corresponds to the CGROM memory bank switch bit ("ROM").
2. EPROM address: Bits A11 to A4 correspond to a character code.
3. EPROM address: Bits A 2 to A 0 specify the line position of the character pattern. EPROM address: Bit A3 must be set to 0 .
4. EPROM data: Bits O 5 to O 0 correspond to character pattern data.
5. Areas which are lit (indicated by shading) are stored as 1 , and unlit areas as 0 .
6. The eighth raster-row is also stored in the CGROM, and must also be programmed. If the eighth raster-row is used for a cursor, this data must all be set to zero.
7. EPROM data: Bits O 7 to O 6 are invalid. 0 must be written in all bits.

## Handling Unused Character Patterns:

1. EPROM data outside the character pattern area: This is ignored by character generator ROM for display operation so any data is acceptable.
2. EPROM data in CGRAM area: Always fill with zeros.
3. Treatment of unused user patterns in the HD66728 EPROM: Depending on to the user application, these are handled in either of two ways:
a. When unused character patterns are not programmed: If an unused character code is written into DDRAM, all its dots are lit, because the EPROM is filled with 1 s after it is erased.
b. When unused character patterns are programmed as 0s: Nothing is displayed even if unused character codes are written into DDRAM. (This is equivalent to a space.)

## Instructions

## Outline

Only the instruction register (IR) and the data register (DR) of the HD66728 can be controlled by the MPU. Before starting internal operation of the HD66728, control information is temporarily stored in these registers to allow interfacing with various peripheral control devices or MPUs which operate at different speeds. The internal operation of the HD66728 is determined by signals sent from the MPU. These signals, which include the register selection signal (RS), the read/write signal (R/W), and the data bus signal (DB0 to DB7), make up the HD66728 instructions. There are five categories of instructions that:

- Control the display
- Control power management
- Set internal RAM addresses
- Transfer data with the internal RAM
- Control key scan (when serial interface mode)

Normally, instructions that perform data transfer with the internal RAM are used the most. However, autoincrementation by 1 (or auto-decrementation by 1) of internal HD66728 RAM addresses after each data write can lighten the MPU program load.

Because instructions other than clear display instruction are executed in 0 cycle, instructions can be written in succession.

While the clear display instruction is being executed for internal operation, or during reset, no instruction other than the key scan read instruction can be executed.

## HD66728

## Instruction Descriptions

## Key Scan Data Read

In the serial interface mode, the key scan data read instruction reads scan data in scan registers SCAN0 to SCAN3. Following transfer of the start byte, scan data read operation starts from scan register SCAN0 and proceeds in the order of SCAN1, SCAN2, and SCAN3. When data read from SCAN 0 to SCAN3 is complete, the operation starts from SCAN0 again. For details, see the Key Scan Control section.

| R/W |  |  |  |  |  |  |  |  | RS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |
| 1 | 0 | SD7 | SD6 | SD5 | SD4 | SD3 | SD2 | SD1 | SD0 |

Figure 5 Key Scan Data Read Instruction

## Blink Synchronization

The blink synchronization instruction initializes the blink counter which controls the cursor blink cycle. After initialization, the counter starts from display lighting. When this instruction is issued in each second, the blink cycle becomes one second without depending on the LCD frame frequency.


Figure 6 Blink Synchronization Instruction

## Clear Display

The clear display instruction writes space code 20 H (character pattern for character code 20 H must be a blank pattern) into all DDRAM addresses. It then sets DDRAM address 0 into the address counter (AC). It also sets I/D to 1 (increment mode) in the entry mode set instruction. Since the execution time of this instruction is 167 clock cycles, do not transfer the next instruction during this time.

| R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Figure 7 Clear Display Instruction

## Return Home

The return home instruction sets DDRAM address 0 into the address counter. The DDRAM contents do not change. The cursor or blinking goes to the top left of the display.
R/W

| 0 | 14 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |

Figure 8 Return Home Instruction

## Start Oscillation

The start oscillation instruction restarts the oscillator from the halt state in the standby mode. After issuing this instruction, wait at least 10 ms for oscillation to stabilize before issuing the next instruction. (See the Standby Mode section.)


Figure 9 Start Oscillation Instruction

## Driver Output Control

CMS: Selects the output shift direction of a common driver. When CMS = " 0 ", COM1/80 shifts to COM1, and COM80/1 to COM80. When CMS $=" 1 "$ COM1/80 shifts to COM80, and COM80/1 to COM1. Output position of a common driver shifts depending on the CN1-0 bit setting. For details, see the Display On/Off Control section.

SGS: Selects the output shift direction of a segment driver. When SGS $=$ " 0 ", SEG1/112 shifts to SEG1, and SEG112/1 to SEG112. When SGS = "1", SEG1/112 shifts SEG112, and SEG112/1 to SEG1.
R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

| 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | CMS | SGS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 10 Driver Output Control Instruction

## HD66728

## Power Control

AMP: When AMP = 1, each voltage follower for V1 to V5 pins and the booster are turned on. When AMP $=0$, current consumption can be reduced while the display is not being used.

SLP: When SLP = 1, the HD66728 enters the sleep mode, where the internal operations are halted except for the key scan function and the R-C oscillator, thus reducing current consumption. For details, see the Sleep Mode section. Only the following instructions can be executed during the sleep mode.
a. Key scan data read
b. Key scan control (IRE, KF1/0, KSB bits)
c. Power control (AMP, SLP, and STB bits)
d. Port control (PT2-0 bits)

During the sleep mode, the other RAM data and instructions cannot be updated although they are retained.
STB: When STB $=1$, the HD66728 enters the standby mode, where display operation and key scan completely stops, halting all the internal operations including the internal R-C oscillator. Further, no external clock pulses are supplied. This setting can be used as the system wake-up, because an interrupt is generated when a specific key is pressed. For details, see the Standby Mode section.

Only the following instructions can be executed during the standby mode.
a. Standby mode cancel $(\mathrm{STB}=0)$
b. Voltage follower circuit on/off $(\mathrm{AMP}=1 / 0)$
c. Start oscillation
d. Key scan interrupt generation enabled/disabled $($ IRE $=1 / 0)$
e. Port control (PT2-0 bits)

During the standby mode, the other RAM data and instructions may be lost. To prevent this, they must be set again after the standby mode is canceled.

| R/W RS |  |  |  |  |  |  |  | DB7 DB6 | DB5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | AMP | SLP | STB |

Figure 11 Power Control Instruction

## Contrast Control 1/2

SW: Switches the bit configuration for the contrast control instruction.
CT4-CT0: When $\mathrm{SW}=0$, they control the LCD drive voltage (potential difference between V1 and GND) to adjust contrast. A 64 -step adjustment is also possible by using the CT5 bit which are set in the entry mode register. For details, see the Contrast Adjuster section.

| R/ | RS | B7 | B6 | B5 | B4 | B3 | DB2 | DB1 | DB0 | $(S W=0)$$(S W=1)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | SW | CT4 | CT3 |  |
|  |  |  |  |  |  |  |  | BT1 | BTO |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | CT2 | CT1 | CTO | $(\mathrm{SW}=0)$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | BS2 | BS1 | BS0 | (SW = 1) |

Figure 12 Contrast-Control 1/2 Instruction
(VLCD

Figure 13 Contrast Adjuster

Table 13 CT Bits and Variable Resistor Value of Contrast Adjuster
CT Set Value

| CT5 | CT4 | CT3 | CT2 | CT1 | CT0 | Variable Resistor (VR) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | $3.20 \times \mathrm{R}$ |
| 0 | 0 | 0 | 0 | 0 | 1 | $3.15 \times \mathrm{R}$ |
| 0 | 0 | 0 | 0 | 1 | 0 | $3.10 \times \mathrm{R}$ |
| 0 | 0 | 0 | 0 | 1 | 1 | $3.05 \times \mathrm{R}$ |
| 0 | 0 | 0 | 1 | 0 | 0 | $3.00 \times \mathrm{R}$ |
|  |  |  | $\bullet$ |  |  | $\bullet$ |
|  |  |  | $\bullet$ |  |  | $\bullet$ |
| 0 | 1 | 1 | 1 | 1 | 1 | $1.65 \times \mathrm{R}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | $1.60 \times \mathrm{R}$ |
| 1 | 0 | 0 | 0 | 0 | 1 | $1.55 \times \mathrm{R}$ |
| 1 | 0 | 0 | 0 | 1 | 0 | $1.50 \times \mathrm{R}$ |
|  |  |  | $\bullet$ |  |  | $\bullet$ |
| 1 | 1 | 1 | 1 | 0 | 1 | $0.15 \times \mathrm{R}$ |
| 1 | 1 | 1 | 1 | 1 | 0 | $0.10 \times \mathrm{R}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | $0.05 \times \mathrm{R}$ |

BT1-0: When $\mathrm{SW}=1$, they switch the output of V5OUT between triple, quadruple, and five-times boost. The liquid crystal display drive voltage level can be selected according to its drive duty ratio and bias. A lower amplification of the booster consumes less current.

BS2-0: When $\mathrm{SW}=1$, they set the crystal display drive bias value within the range of $1 / 4$ to $1 / 10$ bias. The liquid crystal display drive bias value can be selected according to its drive duty ratio and voltage. For details, see the Liquid Crystal Display Drive Bias Selector section.

Table $14 \quad$ BT Bits and Output Level

| BT1 | BT0 | V5OUT Output Level |
| :--- | :--- | :--- |
| 0 | 0 | Triple boost (no boost) |
| 0 | 1 | Quadruple boost |
| 1 | 0 | Five-times boost |
| 1 | 1 | Setting inhibited |

## Table 15 BS Bits and LCD Drive Bias Value

| BS2 | BS1 | BS0 | Liquid Crystal Display Drive Bias Value |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | $1 / 10$ bias drive |
| 0 | 0 | 1 | $1 / 9.5$ bias drive |
| 0 | 1 | 0 | $1 / 9$ bias drive |
| 0 | 1 | 1 | $1 / 8$ bias drive |
| 1 | 0 | 0 | $1 / 7$ bias drive |
| 1 | 0 | 1 | $1 / 6$ bias drive |
| 1 | 1 | 0 | $1 / 5$ bias drive |
| 1 | 1 | 1 | $1 / 4$ bias drive |

## HD66728

## Entry Mode

REV: Displays all character and graphics display sections with black-and-white reversal when $\mathrm{SW}=0$ and REV $=1$. For details, see the Reversed Display Function section.

I/D: When $\mathrm{SW}=0$, increments $(\mathrm{I} / \mathrm{D}=1)$ or decrements $(\mathrm{I} / \mathrm{D}=0)$ the DDRAM address by 1 when a character code is written into or read from the DDRAM. The cursor or blinking moves to the right when incremented by 1 and to the left when decremented by 1 . The same applies to the writing and reading of CGRAM.

GR: Sets the GR bit when $\mathrm{SW}=0$. Activates the character display mode when $\mathrm{GR}=0$ and $\mathrm{SPR}=0$. Displays the font pattern on the CGROM or CGRAM according to the character code written in the DDRAM. Activates the graphics display mode when $\mathrm{GR}=1$ and $\mathrm{SPR}=0$. Displays a given pattern according to the bit map data written in the CGRAM. In this case, the data in the DDRAM is not used for display. For details, see the Graphics Display Function section.

CT5: Sets the most significant bit (CT5) for contrast adjustment when $\mathrm{SW}=1$. A 64 -step adjustment is also possible by using the CT4-CT0 bits which are set in the contrast-control $1 / 2$ instruction.

RDM: When $\mathrm{SW}=1$ and $\mathrm{RDM}=0$, the RDM increments or decrements the address counter value according to the I/D bit setting after reading the data from the DDRAM or CGRAM. When RDM $=1$, the address counter value is not updated after the data has been read from the DDRAM or CGRAM. The address counter value is used when the RAM data is read, modified, and written. Since the first read data is invalid, the read must be continuously done twice. After writing to the RAM, the address counter value must be updated.

SPR: When $\mathrm{SW}=1$ and $\operatorname{SPR}=1$, the SPR displays combined character and graphics display screens (the superimposed display mode). When $\operatorname{SPR}=1$, the GR bit setting is invalid. In this case, user fonts using the CGRAM in the character display mode cannot be displayed. For details, see the Superimposed Display Function section.

| R/ | RS | B7 |  | B5 | B4 | B3 | DB2 | DB1 | DB0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | REV | I/D | GR | $\begin{aligned} & (S W=0) \\ & (S W=1) \end{aligned}$ |
|  |  |  |  |  |  |  | CT5 | RDM | SPR |  |

Figure 14 Entry Mode Set Instruction

## Cursor Control

$\mathbf{B} / \mathbf{W}$ : When $\mathrm{B} / \mathrm{W}=1$ and $\mathrm{LC}=1$, the character at the cursor position is cyclically (every 32 frames) blinkdisplayed with black-and-white reversal.

When $\mathrm{B} / \mathrm{W}=1$ and $\mathrm{LC}=1$, all characters including the cursor on the display line appear with black-andwhite reversal. The characters do not blink. For details, see the Line-cursor Display section.

C: The cursor is displayed on the 8th raster-row when $\mathrm{C}=1$. The 7-dot cursor is ORed with the character pattern and displayed on the 8th raster-row.

B: The character indicated by the cursor blinks when $\mathrm{B}=1$. The blinking is displayed as switching between all black dots and displayed characters every 32 frames. The cursor and blinking can be set to display simultaneously. When $\mathrm{LC}=1$, setting $\mathrm{B}=1$ alternately displays all white dots and character pattern in a line unit.

| R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | B/W | C | B |

Figure 15 Cursor Control Instruction


Figure 16 Cursor Blink Width Control

## Display On/Off Control

D: Display is on when $\mathrm{SW}=0$ and $\mathrm{D}=1$ and off when $\mathrm{D}=0$. When off, the display data remains in the DDRAM or CGRAM, and can be displayed instantly by setting $\mathrm{D}=1$. When D is 0 , the display is off with the SEG1 to SEG112 outputs and COM1 to COM80 outputs set to the GND level. Because of this, the HD66728 can control charging current for the LCD with AC driving.

LC: When $\mathrm{SW}=0$ and $\mathrm{LC}=1$, a cursor attribute is assigned to the line that contains the address counter (AC) value. Cursor mode can be selected in the black-and-white reversed display, underline display, and blink display with the B/W, C, and B bits. For details, see the Line-cursor Display section.

DL10: When $\mathrm{SW}=0$, DL10 can be set. When DL10 $=1$, the 10 th line is displayed at double height.
DL9-DL7: When SW = 1, DL9-DL7 can be set. Double-height display is specified for any display line. When DL7 = 1, the seventh line is displayed at double height. Double-height display is used for the eighth line when DL8 $=1$ and for the ninth line when DL9 = 1. For double-height display for the first to the sixth lines, control them by using DL1-DL6 bits in the display-line control instruction.

R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

| 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{D}$ | DL10 | LC | $(\mathrm{SW}=0)$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | DL9 | DL8 | DL7 | $(\mathrm{SW}=1)$ |  |  |  |  |  |  |

Figure 17 Display On/Off Control Instruction

## Display Line Control

NL3-0: Set NL2-NL0 bits when $\mathrm{SW}=0$, and the NL3 bit when $\mathrm{SW}=1$ to specify the display lines. Display lines change the liquid crystal display drive duty ratio. DDRAM or CGRAM address mapping does not depend on the number of display lines.

| R/W |  |  | RS | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | DB0 |  |  |  |  |  |  |  |  |  |

Figure 18 Display-line Control Instruction
Table 16 NL Bits and Display Lines

| NL3 | NL2 | NL1 | NL0 | Character Display | Graphics <br> Display | LCD Drive <br> Duty | Common <br> Driver Used |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 16 character $\times 1$ line | $112 \times 8$ dots | $1 / 8$ Duty | COM1-COM8 |
| 0 | 0 | 0 | 1 | 16 character $\times 2$ lines | $112 \times 16$ dots | $1 / 16$ Duty | COM1-COM16 |
| 0 | 0 | 1 | 0 | 16 character $\times 3$ lines | $112 \times 24$ dots | $1 / 24$ Duty | COM1-COM24 |
| 0 | 0 | 1 | 1 | 16 character $\times 4$ lines | $112 \times 32$ dots | $1 / 32$ Duty | COM1-COM32 |
| 0 | 1 | 0 | 0 | 16 character $\times 5$ lines | $112 \times 40$ dots | $1 / 40$ Duty | COM1-COM40 |
| 0 | 1 | 0 | 1 | 16 character $\times 6$ lines | $112 \times 48$ dots | $1 / 48$ Duty | COM1-COM48 |
| 0 | 1 | 1 | 0 | 16 character $\times 7$ lines | $112 \times 56$ dots | $1 / 56$ Duty | COM1-COM56 |
| 0 | 1 | 1 | 1 | 16 character $\times 8$ lines | $112 \times 64$ dots | $1 / 64$ Duty | COM1-COM64 |
| 1 | 0 | 0 | 0 | 16 character $\times 9$ lines | $112 \times 72$ dots | $1 / 72$ Duty | COM1-COM72 |
| 1 | 0 | 0 | 1 | 16 character $\times 10$ lines | $112 \times 80$ dots | $1 / 80$ Duty | COM1-COM80 |

CN1-CN0: Set CN1-CN0 bits when $\mathrm{SW}=1$. When $\mathrm{CN} 1-0=01$, the display position is shifted by 16 dots (two lines) below and display starts from COM17. When the liquid crystal is driven at low duty in the system wait state, it can display partially at the center of the screen. For details, see the Partial-display-on Function section.

When $\mathrm{CN} 1-\mathrm{CN} 0=10$, the display position is shifted by 8 dots (one line) above and second-line display starts from COM1. The 8 dots of the first line are moved to the lowest edge of the display screen. The output position of the lowest edge depends on the drive duty setting. In vertical smooth scrolling, PS1-PS0 bits can selectively fixed-display only the first to the third lines. Combining these functions enables the fixed display of one line of the lowest edge. For details, see the Partial Smooth Scroll Display Function section.

## HD66728

Table 17 Common Driver Pin Function
Common Driver Pin Function

| Common Driver Pin | $\begin{aligned} & \hline \text { CN 1-0 = } 00 \\ & \text { (Normal Output) } \end{aligned}$ |  | $\begin{aligned} & \hline \text { CN 1-0 = } 01 \\ & \text { (Center Output) } \end{aligned}$ |  | $\begin{aligned} & \hline \text { CN1-0 = } 10 \\ & \text { (Lowest-edge Output) } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CMS $=0$ | CMS = 1 | CMS $=0$ | CMS = 1 | CMS = 0 | CMS = 1 |
| COM1/80 | COM1 | COM80 | COM65 | COM64 | COM9 | COM8 |
| COM2/79 | COM2 | COM79 | COM66 | COM63 | COM10 | COM7 |
| : | : | - | : | : | : | : |
| COM7/72 | COM7 | COM74 | COM71 | COM58 | COM15 | COM2 |
| COM8/73 | COM8 | COM73 | COM72 | COM57 | COM16 | COM1 |
| COM9/72 | COM9 | COM72 | COM73 | COM56 | COM17 | COM80 |
| COM10/71 | COM10 | COM71 | COM74 | COM55 | COM18 | COM79 |
| : | : | - | : | : | - | : |
| COM15/66 | COM15 | COM66 | COM79 | COM50 | COM23 | COM73 |
| COM16/65 | COM16 | COM65 | COM80 | COM49 | COM24 | COM72 |
| COM17/64 | COM17 | COM64 | COM1 | COM48 | COM25 | COM71 |
| COM18/63 | COM18 | COM63 | COM2 | COM47 | COM26 | : |
| : | : | : | - | : | : | COM66 |
| COM24/57 | COM24 | COM57 | COM8 | COM41 | COM32 | COM65 |
| COM25/56 | COM25 | COM56 | COM9 | COM40 | COM33 | COM64 |
| : | : | : | : | : | : | : |
| COM32/49 | COM32 | COM49 | COM16 | COM33 | COM40 | COM57 |
| COM33/48 | COM33 | COM48 | COM17 | COM32 | COM41 | COM56 |
| : | : |  | : | : | - | - |
| COM40/41 | COM40 | COM41 | COM24 | COM25 | COM48 | COM49 |
| COM41/40 | COM41 | COM40 | COM25 | COM24 | COM49 | COM48 |
| : | : | : | , | : | - | , |
| COM48/33 | COM48 | COM33 | COM32 | COM17 | COM56 | COM41 |
| COM49/32 | COM49 | COM32 | COM33 | COM16 | COM57 | COM40 |
| : | : | : | : | : | : | : |
| COM56/25 | COM56 | COM25 | COM40 | COM9 | COM64 | COM33 |
| COM57/24 | COM57 | COM24 | COM41 | COM8 | COM65 | COM32 |
| : | : | : | : | : | : | : |
| COM64/17 | COM64 | COM17 | COM48 | COM1 | COM72 | COM25 |
| COM65/16 | COM65 | COM16 | COM49 | COM80 | COM73 | COM24 |
| - | : | : | , | : | : | : |
| COM72/9 | COM72 | COM9 | COM56 | COM73 | COM80 | COM17 |
| COM73/8 | COM73 | COM8 | COM57 | COM72 | COM1 | COM16 |
| : | : | : | : | : | COM2 | COM15 |
| COM79/2 | COM79 | COM2 | COM63 | COM66 | : | : |
| COM80/1 | COM80 | COM1 | COM64 | COM65 | COM8 | COM9 |

## Double-height Display Control

DL3-1: Can be specified when $\mathrm{SW}=0$. Specify the double-height display for any line. When DL1 $=1$, the first line is displayed at double height. When DL2 $=1$, the second line is displayed at double height. When DL3 $=1$, the third line is displayed at double height. Double-height display of multiple lines is possible. For details, see the Double-height Display section.

DL6-4: Can be specified when $\mathrm{SW}=1$. Specify the double-height display for any line. When DL4 $=1$, the fourth line is displayed at double height. When DL5 $=1$, the fifth line is displayed at double height. When DL6 $=1$, the sixth line is displayed at double height. For the seventh to 10th lines, control doubleheight display by using the DL7-DL10 bits in the display-line control instruction. For details, see the Double-height Display section.

| R/W |  |  |  |  |  |  |  | RS | DB7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | DL3 | DL2 | DL1 |

Figure 19 Double-height Display Control Instruction

## Vertical Scroll Control 1/2

SN3-0: Set SN 2 to SN 0 bits when $\mathrm{SW}=0$. Set the SN 3 bit when $\mathrm{SW}=1$. Specify the display start line output from COM1. Because the DDRAM is assigned a 10 -line display area, the data is displayed sequentially from the first line to the 10th line then repeated from the first line again. In partial smooth scrolling, these bits specify the display start line for the next line of the fixed-display line. For details, see the Partial Smooth Scroll Display Function section.

SL2-0: Select the top raster-row to be displayed (display-start raster-row) in the display-start line specified by SN2 to SN0. Any raster-row from the first to eighth can be selected (table 19). This function is used to achieve vertical smooth scrolling together with SN2 to SN0. For details, see the Vertical Smooth Scroll section.

| R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & (S W=0) \\ & (S W=1) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\begin{array}{\|l\|} \hline \text { SN2 } \\ \hline<0> \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { SN1 } \\ \hline<0> \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { SNO } \\ \hline \text { SN3 } \\ \hline \end{array}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | SL2 | SL1 | SLO | $(S W=0)$ |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | <0> | PS1 | PS0 | $(S W=1)$ |

Figure 20 Vertical Scroll Control 1/2 Instruction
Table 18 SN Bits and Display-start Lines

| SN3 | SN2 | SN1 | SNO | Display-start Line |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1st line |
| 0 | 0 | 0 | 1 | 2nd line |
| 0 | 0 | 1 | 0 | 3rd line |
| 0 | 0 | 1 | 1 | 4th line |
| 0 | 1 | 0 | 0 | 5th line |
| 0 | 1 | 0 | 1 | 6th line |
| 0 | 1 | 1 | 0 | 7th line |
| 0 | 1 | 1 | 1 | 8th line |
| 1 | 0 | 0 | 0 | 9th line |
| 1 | 0 | 0 | 1 | 10th line |

## Table 19 SL Bits and Display-start Raster-row

| SL2 | SL1 | SL0 | Display-start Raster-row |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1st raster-row |
| 0 | 0 | 1 | 2nd raster-row |
| 0 | 1 | 0 | 3rd raster-row |
| 0 | 1 | 1 | 4th raster-row |
| 1 | 0 | 0 | 5th raster-row |
| 1 | 0 | 1 | 6th raster-row |
| 1 | 1 | 0 | 7th raster-row |
| 1 | 1 | 1 | 8th raster-row |

PS1-0: Specify PS1 to PS0 bits when $\mathrm{SW}=1$. When PS1-0 $=01$, only the first line is fixed-displayed in vertical smooth scrolling, and the other display lines are smooth-scrolled. When PS $1-0=10$, the first and second lines are fixed-displayed. When PS1-0 $=11$, the first to third lines are fixed-displayed. For details, see the Partial Smooth Scroll Display Function section.

## CGROM Bank Control 1/2

RL6-1: Set RL1 to RL6 bits when $\mathrm{SW}=0$. Switch the CGROM memory bank for any line. Bank 0 and bank 1 of the CGROM incorporate 240 and 192 fonts, respectively, and can display 432 fonts in total. Bits RL1-RL6 select CGROM bank $0 / 1$ for each display line unit. When RL1 $=0$, the first line selects bank 0 . When RL1 $=1$, the first line selects bank 1. Bits RL2, RL3, RL4, and RL6 select the memory banks in the second to sixth lines. For details, see the CGROM Bank Switching Function section.

RL10-7: Set the RL7 to RL10 bits when SW = 1. The RL7 to RL10 bits are set when $\mathrm{SW}=1$. And the DL7 to DL10 bits switch the CGROM memory bank in the seventh to 10th lines.

| R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & (S W=0) \\ & (S W=1) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 |  | $\begin{array}{\|l\|} \hline \text { RL2 } \\ \hline \text { RL8 } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { RL1 } \\ \hline \text { RL7 } \\ \hline \end{array}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | RL6 | RL5 | RL4 | $(S W=0)$ |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | <0> | <0> | RL10 | $(S W=1)$ |

Figure 21 CGROM Bank Control 1/2 Instruction

## Key Scan Control

IRE: When $\mathrm{SW}=0$ and IRE $=1$, it permits interrupts when a key is pressed. This causes interrupts to occur in the standby period when the oscillator clock is halted, as well as key scan interrupts during normal operation, allowing system wake-up.

KF1-0: Set the key scan cycle when $\mathrm{SW}=0$. The following table shows the key scan pulse width and key scan cycle used when the oscillation frequency (fosc) is 80 kHz , which depend on the oscillation frequency. For details, see the Key Scan Control section.

KSB: When $\mathrm{SW}=1$ and $\mathrm{KSB}=1$, the KSB enters the key standby mode to stop key scanning. In this case, as well as in the standby mode, key scan interrupts can be generated. When KSB $=0$, keys are scanned normally.


Figure 22 Key Scan Control Instruction
Table 20 KF Bits and Key Scan Cycle

| KF1 | KFO | Key Scan Puise Width | Key Scan Cycle |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0.2 ms (16 clocks) | 0.8 ms (64 clocks) |
| 0 | 1 | 0.4 ms (32 clocks) | 1.6 ms (128 clocks) |
| 1 | 0 | 0.8 ms ( 64 clocks) | 3.2 ms (256 clock cycles) |
| 1 | 1 | 1.6 ms (128 clocks) | 6.4 ms (512 clock cycles) |

Note: The data is a value obtained when the oscillation frequency (fosc) is 80 kHz . The value depends on the oscillation frequency.

## Port Control

PT2-0: Control the output level of a port output pin (PORT2-PORT0). When PT0 $=0$, the PORT0 pin outputs the GND level, and when PT0 $=1$, it outputs the VCC level. Similarly, PT1 and PT2 bits control PORT1 and PORT2 output levels respectively.

B/C: When $\mathrm{SW}=1$ and $\mathrm{B} / \mathrm{C}=0$, a B-pattern waveform is generated and alternates in every frame for LCD driving. When $B / C=1, a C$-pattern waveform is generated and alternates (n-raster-row reversed $A C$ drive) in each raster-row specified by bits EOR and NW4-NW0 in the LCD-driving-waveform control register. For details, see the n-raster-row Reversed AC Drive section.

DCC: When $\mathrm{SW}=1$ and $\mathrm{DCC}=0$, a booster operates with the 64 -divided clock of the operating frequency. When $\mathrm{DCC}=1$, the booster operates with the 32 -divided clock. When the booster operates with the 64 -divided clock, current consumption in the booster is low, but boosting ability is weak.

| 0 | 0 | 0 | 1 | 1 | 1 | 0 | PT2 | PT1 | PTO | $\begin{aligned} & (S W=0) \\ & (S W=1) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | <0> | DCC | B/C |  |

Figure 23 Port Control Instruction

## LCD-Driving-Waveform Control

EOR: When the C-pattern waveform is set $(\mathrm{B} / \mathrm{C}=1)$ and $\mathrm{SW}=1$ and $\mathrm{EOR}=1$, the odd/even frame-select signals and the n-raster-row reversed signals are EORed for alternating drive. EOR is used when the LCD is not alternated by combining the set values of the LCD drive duty ratio and $n$ raster-row. For details, see the n-raster-row Reversed AC Drive section.

NW4-0: Specify the number of raster-rows $n$ that will alternate at the C -pattern waveform setting ( $\mathrm{B} / \mathrm{C}=$ 1). NW4-NW0 alternate in every set value +1 raster-row, and the first to the 32 nd raster-rows can be selected. When $\mathrm{SW}=0$, bits NW2, NW1, and NW0 can be set. When $\mathrm{SW}=1$, bits NW4 and NW3 can be set.


Figure 24 LCD-Driving-Waveform Control Instruction

## HD66728

## RAM Address Set

RM: Selects DDRAM or CGRAM. When $\mathrm{RM}=0$, the DDRAM is selected. When $\mathrm{RM}=1$, the CGRAM is selected. The selected RAM is accessed with this setting.

AD10-0: Initially set RAM addresses to the address counter (AC). Once the RAM data is written, the AC is automatically updated according to the I/D bit. This allows consecutive accesses without resetting addresses. Once the RAM data is read, the AC is automatically updated according to the I/D bit when $\operatorname{RDM}=0$, and not updated when $\mathrm{RDM}=1$. Set RDM to 1 when read, modify, and write are done in every one-byte data. RAM address setting is not allowed in the sleep mode or standby mode.

| R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | RM | AD10 | AD9 | AD8 | AD7 | AD6 |
| 0 | 0 | 1 | 1 | AD5 | AD4 | AD3 | AD2 | AD1 | ADO |

Figure 25 RAM Address Set Instruction
Table 21 AD Bits and DDRAM Setting

| RM | AD10-ADO | DDRAM Setting |
| :--- | :--- | :--- |
| 0 | "000"H-"00F"H | Character code on the 1st line |
| 0 | "010"H-"01F"H | Character code on the 2nd line |
| 0 | "020"H-"02F"H | Character code on the 3rd line |
| 0 | "030"H-"03F"H | Character code on the 4th line |
| 0 | "040"H-"04F"H | Character code on the 5th line |
| 0 | "050"H-"05F"H | Character code on the 6th line |
| 0 | "060"H-"06F"H | Character code on the 7th line |
| 0 | "070"H-"07F"H | Character code on the 8th line |
| 0 | "080"H-"08F"H | Character code on the 9th line |
| 0 | "090"H-"09F"H | Character code on the 10th line |

Table 22 AD Bits and CGRAM Setting

| RM | AD9-AD0 | CGRAM Setting in the Character Mode |
| :--- | :--- | :--- |
| 1 | "000"H-"06F"H | Font pattern of CGRAM characters (1) to (16) |
| 1 | "080"H-"0EF"H | Font pattern of CGRAM characters (17) to (32) |
| 1 | "100"H-"16F"H | Font pattern of CGRAM characters (33) to (48) |
| 1 | "180"H-"1EF"H | Font pattern of CGRAM characters (49) to (64) |

Table 23 AD Bits and CGRAM Settings

| RM | AD10-ADO | CGRAM Setting in the Graphics Mode and Superimposed <br> Display Mode |
| :--- | :--- | :--- |
| 1 | "000"H-"06F"H | Bit map data for COM1 to COM8 |
| 1 | "080"H-"0EF"H | Bit map data for COM9 to COM16 |
| 1 | "100"H-"16F"H | Bit map data for COM17 to COM24 |
| 1 | "180"H-"1EF"H | Bit map data for COM25 to COM32 |
| 1 | "200"H-"26F"H | Bit map data for COM33 to COM40 |
| 1 | "280"H-"2EF"H | Bit map data for COM41 to COM48 |
| 1 | "300"H-"36F"H | Bit map data for COM49 to COM56 |
| 1 | "380"H-"3EF"H | Bit map data for COM57 to COM64 |
| 1 | "400"H-"46F"H | Bit map data for COM65 to COM72 |
| 1 | "480"H-"4EF"H | Bit map data for COM73 to COM80 |

## Write Data to RAM

WD7-0 : Write 8-bit data to the DDRAM and CGRAM. The DDRAM or CGRAM is selected by the previous specification of the RM bit. After a write, the address is automatically incremented or decremented by 1 according to the I/D bit setting. During the sleep and standby modes, the DDRAM or CGRAM cannot be accessed.


Figure 26 Write Data to RAM Instruction

## Read Data from RAM

RD7-0 : Read 8-bit data from the DDRAM or CGRAM. The DDRAM or CGRAM is selected by the previous specification of the RM 1/0 bit. In the parallel bus interface mode, the first-byte data read will be invalid immediately after the RAM address set, and the consecutive second-byte data will be read normally. In the serial interface mode, two bytes will be invalid immediately after the start byte, and the consecutive third-byte data will be read normally. For details, see the Serial Data Transfer section.

After a RAM read, when $\mathrm{RDM}=0$, the address is automatically incremented or decremented by 1 according to the I/D bit. When RDM $=1$, the address is not updated.


Figure 27 Read Data from RAM Instruction


Figure 28 RAM Read Sequence

## Table 24 Instruction List

| Register Name | Code |  |  |  |  |  |  |  |  |  | Description | Execution Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/W | RS | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| Key scan data read | 1 | 0 | KSD |  |  |  |  |  |  |  | Reads key scan data (KSD) (only in the serial interface mode). | 0 |
| Blink synchronization | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Synchronizes the blink counter. | 0 |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clears entire display and sets address 0 into the address counter (AC). | $166^{* 1}$ |
| Return home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Sets DDRAM address 0 into the address counter. | 0 |
| Start oscillation | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Starts the oscillation standby mode. |  |
| Driver output control | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | CMS | SGS | Selects the common driver shift direction (CMS) and segment driver shift direction (SGS). | 0 |
| Power control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | AMP | SLP | STB | Turns on LCD power supply (AMP), and sets the sleep mode (SLP) and standby mode (STB). | 0 |
| Contrast control 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | SW | CT4 | CT3 | Sets the register selection (SW) or upper contrast adjustment bits (CT4-3). | 0 |
|  |  |  |  |  |  |  |  |  | BT1 | BTO | Sets the register selection (SW) or boost level (BT1/0). | 0 |
| Contrast control 2 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | CT2 | CT1 | CTO | Sets the lower contrast adjustment bits (CT2-0). | 0 |
|  |  |  |  |  |  |  |  | BS2 | BS1 | BS0 | Sets the LCD bias value (BS2-0). | 0 |
| Entry mode set | 0 | 0 | 0 | 0 | 1 | 0 | 0 | REV | I/D | GR | Sets the black-and-white reversal (REV), address update direction after RAM access (I/D), and graphics mode (GR). | 0 |
|  |  |  |  |  |  |  |  | CT5 | RDM | SPR | Sets the higher contrast adjustment bit (CT5), read, modify, write (RDM), or superimposed display (SPR). | 0 |
| Cursor control | 0 | 0 | 0 | 0 | 1 | 0 | 1 | B/W | C | B | Sets black-and-white reversed cursor (B/W), 8th raster-row cursor (C), and blink cursor (B). | 0 |

Table 24 Instruction List (cont)

| Register Name | Code |  |  |  |  |  |  |  |  |  | Description | Execution Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/W | RS | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| Display on/off control | 0 | 0 | 0 | 0 | 1 | 1 | 0 | D | DL10 | LC | Sets display on (D), doubleheight display line (DL10), or line cursor display (LC). | 0 |
|  |  |  |  |  |  |  |  | DL9 | DL8 | DL7 | Specifies double-height display lines (DL9-DL7). | 0 |
| Display line control | 0 | 0 | 0 | 0 | 1 | 1 | 1 | NL2 | NL1 | NLO | Sets the number of display lines (NL2-0). | 0 |
|  |  |  |  |  |  |  |  | CN1 | CNO | NL3 | Specifies centering (CN1-0) or the number of display lines (NL3). | 0 |
| Double-height display control | 0 | 0 | 0 | 1 | 0 | 0 | 0 | DL3 | DL2 | DL1 | Specifies double-height display lines (DL3-1). | 0 |
|  |  |  |  |  |  |  |  | DL6 | DL5 | DL4 | Specifies double-height display lines (DL6-4). | 0 |
| Vertical scroll control 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | SN2 | SN1 | SN0 | Sets the display-start line (SN2-0). | 0 |
|  |  |  |  |  |  |  |  | <0> | <0> | SN3 | Sets the display-start line (SN3). | 0 |
| Vertical scroll control 2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | SL2 | SL1 | SLO | Sets the display-start rasterrow (SL2-0). | 0 |
|  |  |  |  |  |  |  |  | <0> | PS1 |  | Sets the partial scroll (PS1$0)$. | 0 |
| CGROM bank control 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | RL3 | RL2 | RL1 | Selects the CGROM memory bank in the first to third lines. |  |
|  |  |  |  |  |  |  |  | RL9 | RL8 | RL7 | Selects the CGROM memory bank in the seventh to ninth lines. | 0 |
| CGROM bank control 2 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | RL6 | RL5 | RL4 | Selects the CGROM memory bank in the fourth to sixth lines. | 0 |
|  |  |  |  |  |  |  |  | <0> | <0> | RL10 | Selects the CGROM memory bank in the 10th line. | 0 |
| Key scan control | 0 | 0 | 0 | 1 | 1 | 0 | 1 | IRE | KF1 | KFO | Sets the key scan interrupt (IRE) and key scan cycle (KF1/0). | 0 |
|  |  |  |  |  |  |  |  | KSB | <0> | <0> | Sets the key standby mode (KSB). | 0 |
| Port control | 0 | 0 | 0 | 1 | 1 | 1 | 0 | PT2 | PT1 | PT0 | Sets the general port output (PT2-0). | 0 |
|  |  |  |  |  |  |  |  | <0> | DCC | BC | Selects the boosting cycle (DCC) or LCD drive AC waveform (B/C). | 0 |

## Table 24 Instruction List (cont)

| Register Name | Code |  |  |  |  |  |  |  |  | Description | Execution Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/W | RS | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 DB1 | DB0 |  |  |
| LCD-drivingwaveform control | 0 | 0 | 0 | 1 | 1 | 1 | 1 | NW2 NW1 NW0 |  | Sets the number of $n$-rasterrows (NW2-0) in C-pattern AC drive. | 0 |
|  |  |  |  |  |  |  |  | EOR NW4 | NW3 | Sets the EOR output (EOR) or the number of $n$-rasterrows (NW4-3) in C-pattern AC drive. | 0 |
| RAM address set (upper bits) | 0 | 0 | 1 | 0 | RM |  |  | AD10-6 <br> pper bits) |  | Selects RAM (RM), or initially sets the upper addresses of the RAM to the address counter (AC). | 0 |
| RAM address set (lower bits) | 0 | 0 | 1 | 1 |  |  | AD | $\begin{aligned} & 5-0 \\ & \text { er bits) } \end{aligned}$ |  | Initially sets the lower addresses of the RAM to the AC. | 0 |
| Write data to RAM | 0 | 1 |  |  |  | Write | data |  |  | Writes data to DDRAM or CGRAM. | 0 |
| Read data from RAM | 1 | 1 |  |  |  | Read | d data |  |  | Reads data from DDRAM or CGRAM. | 0 |

Notes: 1. Represented by the number of operating clock pulses; the execution time depends on the supplied clock frequency or the internal oscillation frequency.
2. The upper column of each register can be set when $\mathrm{SW}=0$. The lower column can be set when $S W=1$.

## HD66728

Bit definition:
CMS = 0: COM1/80 => COM1
SGS = 0: SEG1/112 => SEG1
AMP = 1: Operational amplifier and booster circuit on
SLP = 1: Sleep mode
STB = 1: Standby mode
SW = 0: Upper register setting
$S W=1: \quad$ Lower register setting
CT5-0: Contrast adjustment
BT1/0: Boost level selection (00: Triple, 01: Quadruple, 10: Five-times)
BS2-0: LCD drive bias selection
REV $=0$ : Normal display
REV = 1: Black-and-white reversed display of the character and graphics display
$I D=1$ : Address increment
ID = 0: $\quad$ Address decrement
$\mathrm{GR}=1$ : Graphics display mode
$\mathrm{GR}=0$ : Character display mode
RDM = 1: Read, modify, and write mode (Not automatically update the address counter after reading)
SPR = 1: Superimposed display of the character and graphics
$B / W=1$ : Black-and-white reversed cursor on
$\mathrm{C}=1$ : $\quad$ 8th raster-row cursor on
$B=1$ : $\quad$ Blink cursor on
$\mathrm{D}=1$ : $\quad$ Display on
$\mathrm{LC}=1$ : $\quad$ Cursor display for the all display lines including AC
NL3-0: $\quad$ Display line setting (0000: 1/8 duty ratio, 0001: $1 / 16$ duty ratio, 0010: $1 / 24$ duty ratio, 0011: $1 / 32$ duty ratio, 0100: 1/40 duty ratio, 0101: 1/48 duty ratio, 0110: 1/56 duty ratio, 0111: $1 / 64$ duty ratio, 1000: $1 / 72$ duty ratio, 1001: $1 / 80$ duty ratio)
DL1-10: Double-height line specifications (DL1: 1st line, DL2: 2nd line, DL3: 3rd line, DL4: 4th line, DL5: 5th line, DL6: 6th line, DL7: 7th line, DL8: 8th line, DL9: 9th line, DL10: 10th line)
SN3-0: Display-start line (0000: 1st line, 0001: 2nd line, 0010: 3rd line, 0011: 4th line, 0100: 5th line, 0101: 6th line, 0110: 7th line, 0111: 8th line, 1000: 9th line, 1001: 10th line)
SL2-0: Display-start raster-row specifications (000: 1st raster-row...111: 8th raster-row)
CN1-0 Centering specifications (00: no centering, 01: 16-dot shift below, 10: 8 -dot shift above)
RL1-10: CGROM memory bank switching selection (0: bank 0, 1: bank 1, RL1: 1st line, RL2: 2nd line, RL3: 3rd line, RL4: 4th line, RL5: 5th line, RL6: 6th line, RL7: 7th line, RL8: 8th line, RL9: 9th line, RL10: 10th line)
IRE =1: Key scan interrupt generation enabled
KF1/0: Key scan cycle set
KSB = 1: Key scan standby mode
PT2-0: Port output control (PT2 = 1: PORT2 = Vcc, PT1 = 1: PORT1 = Vcc, $\mathrm{PT} 0=1: \mathrm{PORT0}=\mathrm{Vcc})$
$B / C=0$ : $\quad B$-pattern waveform drive
$B / C=1: \quad C$-pattern waveform drive
$\mathrm{EOR}=1$ : EOR alternating drive at C-pattern waveform
NW4-0: Reversed number of $n$ raster-rows at C-pattern waveform drive (alternating with the set value + one raster-row)
$D C C=0:$ Boosted at $1 / 64$-divided clock
$D C C=1$ : Boosted at $1 / 32$-divided clock

RM: RAM selection (0: DDRAM, 1: CGRAM)
ADD10-0: DDRAM/CGRAM address set (DDRAM: 000H-09FH, CGRAM: 000H-4EFH)

## HD66728

## Reset Function

The HD66728 is internally initialized by RESET input. During initialization, the system executes a clear display instruction after reset is canceled. The system executes the other instructions during the reset period. Because the busy flag $(\mathrm{BF})$ indicates a busy state $(\mathrm{BF}=1)$ during the reset period and the clear display instruction is executed following reset cancellation, no instruction or RAM data access from the MPU is accepted. The reset input must be held for at least 1 ms . Any initializing instruction must wait for 1,000 clock cycles after the reset is canceled so that execution of the clear display instruction can be completed.

## Instruction Set Initialization:

1. Clear display executed (Writes 20H to DDRAM)
2. Return home executed (Sets the address counter (AC) to 00H to select DDRAM)
3. Start oscillation executed
4. Driver output control $(\mathrm{SGS}=0, \mathrm{CMS}=0)$
5. Power control (AMP $=0$ : LCD power off, $\mathrm{SLP}=0$ : Sleep mode off, $\mathrm{STB}=0$ : Standby mode off)
6. Single boost $(\mathrm{BT} 1 / 0=00), 1 / 10$ bias drive $(\mathrm{BS} 2 / 1 / 0=000)$, Weak contrast $(\mathrm{CT} 5-0=00000)$
7. Entry mode set $(R E V=0$ : Normal display, $I / D=1$ : Increment by $1, G R=0$ : Character display mode, $R D M=0$ : Automatically update after reading, $\mathrm{SPR}=0$ : Character display mode)
8. Cursor display off $(B / W=0, C=0, B=0)$
9. Display on/off control $(\mathrm{D}=0$ : Display off, $\mathrm{CEN}=0$ : Normal position, $\mathrm{LC}=0$ : Line-cursor off $)$
10. Display line control (NL3/2/1/0 $=1001: 1 / 80$ duty ratio)
11. Double-height display off $(\mathrm{DL} 10-1=0000000000)$
12. Vertical scroll control $(\mathrm{SN} 3 / 2 / 1 / 0=0000$ : First line displayed at the top, SL2/1/0: First raster-row displayed at the top of the first line, $\mathrm{PS} 1 / 0=00$ : Partial scroll off)
13. CGROM memory bank 0 selection (RL10 $-1=0000000000$ )
14. Key scan control (IRE $=0$ : Key scan interrupt (IRQ) generation disabled, $K F 1 / 0=00$ : Key scan set to 64 cycles, $\mathrm{KSB}=0:$ Key standby mode off)
15. Port control $(\mathrm{PT} 2 / 1 / 0=000: \mathrm{PORT} 2 / 1 / 0$ output $=$ GND level $)$
16. 1/64-divided clock boost $(\mathrm{DCC}=0)$
17. B-pattern waveform AC drive $(\mathrm{B} / \mathrm{C}=0, \mathrm{EOR}=0, \mathrm{NW} 4 / 3 / 2 / 1 / 0=00000)$

## RAM Data Initialization:

1. DDRAM

All addresses are initialized to 20 H by the clear display instruction after the reset is canceled.
2. CGRAM/SEGRAM

This is not automatically initialized by reset input but must be initialized by software while display is off ( $\mathrm{D}=0$ ).

## Output Pin Initialization:

1. LCD driver output pins (SEG/COM): Outputs GND level
2. Booster output pins (VLOUT): Outputs $\mathrm{V}_{\mathrm{CC}}$ level
3. Oscillator output pin (OSC2): Outputs oscillation signal
4. Key strobe pins (KST0 to KST3): Output strobe signals at specified time intervals
5. Key scan interrupt pin (IRQ*): Outputs $\mathrm{V}_{\mathrm{CC}}$ level
6. General output ports (PORT0-PORT2): Output GND level

## HD66728

## Serial Data Transfer

Setting the IM1 and IM2 pins (interface mode pins) to the GND level allows standard clock-synchronized serial data transfer, using the chip select line (CS*), serial data line (SDA), and serial transfer clock line (SCL). For a serial interface, the IM0/ID pin function uses an ID pin.

The HD66728 initiates serial data transfer by transferring the start byte at the falling edge of CS* input. It ends serial data transfer at the rising edge of CS* input.

The HD66728 is selected when the 6-bit chip address in the start byte transferred from the transmitting device matches the 6-bit device identification code assigned to the HD66728. The HD66728, when selected, receives the subsequent data string. The least significant bit of the identification code can be determined by the ID pin. The five upper bits must be 01110. Two different chip addresses must be assigned to a single HD66728 because the seventh bit of the start byte is used as a register select bit (RS): that is, when $\mathrm{RS}=0$, an instruction can be issued or key scan data can be read, and when $\mathrm{RS}=1$, data can be written to or read from RAM. Read or write is selected according to the eighth bit of the start byte (R/W bit) as shown in table 26.

After receiving the start byte, the HD66728 receives or transmits the subsequent data byte-by-byte. The data is transferred with the MSB first. To transfer data consecutively, note that only the display-clear instruction requires a longer execution time than the others (see table 24, Instruction List).

Two bytes of RAM read data after the start byte are invalid. The HD66728 starts to read correct RAM data from the third byte.

Write a dummy instruction $(00 \mathrm{H})$ before the key scan data is read.
Table 25 Start Byte Format

| Transfer Bit | S | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start byte format | Transfer start | Device ID code |  |  |  |  |  | RS | R/W |
|  |  | 0 | 1 | 1 | 1 | 0 | ID |  |  |

Note: ID bit is selected by the IM0/ID pin.

Table 26 RS and R/W Bit Function

| RS | R/W | Function |
| :--- | :--- | :--- |
| 0 | 0 | Writes instruction |
| 0 | 1 | Reads key scan data |
| 1 | 0 | Writes RAM data |
| 1 | 1 | Reads RAM data |

a) Basic Data-transfer Timing through Clock-synchronized Serial Bus Interface

b) Consecutive Data-transfer Timing through Clock-synchronized Serial Bus Interface


Note: When instruciton 1 is a clear display instruction, adjust the transfer rate so that the 8th bit of instruction 2 is transferred after execution of the clear display instruction.
c) RAM Data Read-transfer Timing


Start
End
Note: Two bytes of the RAM read data after the start byte are invalid. The HD66728 starts to read the correct RAM data from the third byte.

Figure 29 Clock-synchronized Serial Interface Timing Sequence

## HD66728

## Key Scan Control

The key matrix scanner senses and holds the key states at each rising edge of key strobe signals (KST) that are output by the HD66728. The key strobe signals are output as time-multiplexed signals from KST0 to KST3. After passing through the key matrix, these strobe signals are used to sample the key state of eight inputs KIN0 to KIN7, enabling up to 32 keys to be scanned.

The states of inputs KIN0 to KIN7 are sampled by key strobe signal KST0 and latched into the SCAN0 register. Similarly, the data sampled by strobe signals KST1 to KST3 is latched into the SCAN1 to SCAN3 registers, respectively. Key pressing is stored as 1 in these registers.

The generation cycle and pulse width of the key strobe signals depend on the operating frequency (oscillation frequency) of the HD66728 and the key scan cycle determined by the KF0 and KF1 bits. For example, when the operational frequency is 80 kHz and KF0 and KF1 are both 10 , the generation cycle is 3.2 ms and the pulse width is 0.8 ms . When the operating frequency (oscillation frequency) is changed, the above generation cycle and the pulse width are changed in inverse proportion.

In order to compensate for the mechanical features of the keys, such as chattering and noise and for the key-strobe generation cycle and the pulse width of the HD66728, software should read the scanned data two to three times in succession to obtain valid data. Multiple keypress combinations should also be processed in the software.

Up to three keys can be pressed simultaneously. Note, however, that if the third key is pressed on the intersection between the rows and columns of the first two keys pressed, incorrect data will be sampled. For three-key input, the third key must be on a separate column or row.

Additionally, the HD66728 supports the key standby mode in which only the key scan circuit enters the standby state. When 1 is set to the key standby mode setting bit (KSB), only key scanning is stopped. In this case, as well as in the normal standby mode, the key scan interrupt function can be used. For example, this function is used when only key scanning is stopped to improve the sensitivity of the wave received by a radio system during calling.

The input pins KIN0 to KIN7 are pulled up to $\mathrm{V}_{\mathrm{CC}}$ with internal MOS transistors (see the Electrical Characteristics section). External resistors may also be required to further pull the voltages up when the internal pull-ups are insufficient for the desired noise margins or for a large key matrix.


Figure 30 Key Scan Register Configuration

## Table 27 Key Scan Cycles for Each Operating Frequency

| KF1 | KF0 | Key Scan Pulse Width | Key Scan Cycle |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0.2 ms | 0.8 ms (64 clock cycles) |
| 0 | 1 | 0.4 ms | 1.6 ms (128 clock cycles) |
| 1 | 0 | 0.8 ms | 3.2 ms (256 clock cycles) |
| 1 | 1 | 1.6 ms | 6.4 ms (512 clock cycles) |

Note: The data is a value obtained when the oscillation frequency (fosc) is 80 kHz . The value depends on the oscillation frequency.


Figure 31 Key Strobe Output Timing (KF1/0 = 10, fcp/fosc = $\mathbf{8 0} \mathbf{~ k H z ) ~}$


Figure 32 Key Scan Configuration

## HD66728

The key-scanned data can be read by an MPU via a serial interface. First, a start byte should be transferred. After the HD66728 has received the start byte, the MPU reads scan data KSD7 to KSD0 from the SCAN0 register starting from the MSB. Similarly, the MPU reads data from SCAN1, SCAN2 and SCAN3 in that order. After reading SCAN3, the MPU starts at SCAN0 again.

The HD66728 may be read out while it is latching scan data and is thus unstable. Consequently, it should also be reconfirmed with software if required.
a) Scan Data Read Timing through Clock-synchronized Serial Bus Interface

b) Consecutive Scan Data Read Timing


Figure 33 Scan Data Serial Transfer Timing

## Key Scan Interrupt (Wake-up Function)

If the interrupt enable bit (IRE) is set to 1, the HD66728 sends an interrupt signal to the MPU on detecting that a key has been pressed in the key scan circuit by setting the IRQ* output pin to a low level. An interrupt signal can be generated by pressing any key in a $32-$ key matrix. The interrupt level continues to be output during the key scan cycle while the key is being pressed.

Normal key scanning is performed and interrupts can occur in the HD66728 sleep mode (SLP = 1). Accordingly, power consumption can be minimized in the sleep mode, by triggering the MPU to read key states via the interrupt which is generated only when the HD66728 detects a key input. For details, see the Sleep Mode section.

On the other hand, normal key scanning and the internal operating clock stop in the standby mode (STB $=$ 1 ) or in the key standby mode $(\mathrm{KSB}=1)$. During this period, the KST0 output is kept low, so the HD66728 can always monitor eight key inputs (KIN0-KIN7) connected to KST0 when RS = GND. Therefore, if any of the eight keys is pressed, an interrupt occurs. When RS $=$ Vcc, all outputs KST0 to KST3 are kept low, so the HD66728 can always monitor 32 key inputs. If any of 32 keys is pressed, an interrupt occurs. Accordingly, power consumption or noise generation can further be minimized in the standby mode, where the whole system is inactive, by triggering the MPU via the interrupt which is generated only when the HD66728 detects a key input from the above keys. For details, see the Standby Mode section.

The IRQ* output pin is pulled up to $\mathrm{V}_{\mathrm{CC}}$ with an internal MOS resistor of approximately $50 \mathrm{k} \Omega$. Additional external resistors may be required to obtain stronger pull-ups. Interrupts may occur if noise occurs in KIN0KIN7 input during key scanning. Interrupts must be inhibited if not needed by setting the interrupt enable bit (IRE) to 0 .


Figure 34 Interrupt Generator


Figure 35 Key Scan Interrupt Processing Flow in Sleep and Standby Modes

## Parallel Data Transfer

## 8-bit Bus Interface

Setting the IM2/1/0 (interface mode) to the GND/Vcc/GND level allows E-clock-synchronized 8-bit parallel data transfer. Setting the IM2/1/0 (interface mode) to the Vcc/Vcc/GND level allows 80-system 8bit parallel data transfer. When the number of buses or the mounting area is limited, use a 4 -bit bus interface or serial data transfer.

Using a parallel bus interface disables the key scan function. To prevent this, use a clock-synchronized serial interface.


Figure 36 Interface to 8-bit Microcomputer

## 4-bit Bus Interface

Setting the IM2/1/0 (interface mode) to the GND/Vcc/Vcc level allows E-clock-synchronized 4-bit parallel data transfer using pins DB7/KIN7-DB4/KIN4. Setting the IM2/1/0 (interface mode) to the Vcc/Vcc/Vcc level allows 80 -system 4 -bit parallel data transfer. The 8 -bit instructions and RAM data are divided into four upper/lower bits and the transfer starts from the upper four bits.

Using a parallel bus interface disables the key scan function. To prevent this, use a clock-synchronized serial interface.

Note: Transfer synchronization function for a 4-bit bus interface
The HD66728 supports the transfer synchronization function which resets the upper/lower counter to count upper/lower 4-bit data transfer in the 4-bit bus interface. Noise causing transfer mismatch between the four upper and lower bits can be corrected by a reset triggered by consecutively writing a 0000 instruction four times. The next transfer starts from the upper four bits. Executing synchronization function periodically can recover any runaway in the display system.

## HD66728



Figure 37 4-bit Transfer Synchronization

## Oscillation Circuit

The HD66728 can either be supplied with operating pulses externally (external clock mode) or oscillate using an internal R-C oscillator with an external oscillator-resistor (external resistor oscillation mode). Note that in R-C oscillation, the oscillation frequency is changed according to the internal capacitance value, the external resistance value, or operating power-supply voltage. Consumption current can be lowered by $10 \mu \mathrm{~A}$ in the external clock mode.


Figure 38 Oscillation Circuits
Table 28 Relationship between Drive Duty Ratio and Frame Frequency (fosc $=\mathbf{7 5} \mathbf{~ k H z}$ )

| LCD Drive | Display mode |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1-line Display | 2-line Display | 3-line Display | 4-line Display | 5-line Display | 6-line Display | 7-line Display | 8-line Display | 9-line Display | 10-line Display |
|  | Set value for NL3-0 |  |  |  |  |  |  |  |  |  |
|  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 |
| Multiplexing duty ratio | 1/8 | 1/16 | 1/24 | 1/32 | 1/40 | 1/48 | 1/56 | 1/64 | 1/72 | 1/80 |
| Drive bias (recommended value) | 1/4 | 1/5 | 1/6 | 1/6 | 1/7 | 1/8 | 1/8 | 1/9 | 1/9.5 | 1/10 |
| Frame frequency | 73 Hz | 73 Hz | 73 Hz | 73 Hz | 72 Hz | 74 Hz | 74 Hz | 73 Hz | 65 Hz | 59 Hz |
| One-frame frequency | 1,024 | 1,024 | 1,032 | 1,024 | 1,040 | 1,008 | 1,008 | 1,024 | 1,152 | 1,280 |

Note: If the frame frequency is low and the display flickers, increase the oscillation frequency (fosc). Particularly in the 9 -line display and 10 -line display modes, note that the frame frequency is lowered.


Figure 39 LCD Drive Output Waveform (B-pattern AC Drive with 1/80 Multiplexing Duty Ratio)

## n-raster-row Reversed AC Drive

The HD66728 supports not only the LCD reversed AC drive in a one-frame unit (B-pattern waveform) but also the n-raster-row reversed AC drive which alternates in an n-raster-row unit from one to 32 raster-rows (C-pattern waveform). When a problem affecting display quality occurs, such as crosstalk at high-duty driving of more than five lines ( $1 / 40$ duty), the n-raster-row reversed AC drive (C-pattern waveform) can improve the quality. Determine the number of raster-rows $n(N W$ bit set value +1 ) for alternating after confirmation of the display quality with the actual LCD panel. However, if the number of AC raster-rows is reduced, the LCD alternating frequency becomes high. Because of this, the charge or discharge current is increased in the LCD cells.


Figure 40 Example of an AC Signal under n-raster-row Reversed AC Drive

## Liquid Crystal Display Voltage Generator

## When External Power Supply and Internal Operational Amplifiers are Used

To supply LCD drive voltage directly from the external power supply without using the internal booster, circuits should be connected as shown in figure 41 . Here, contrast can be adjusted by software through the CT bits of the contrast adjustment register.

The HD66728 incorporates a voltage-follower operational amplifier for each V1 to V5 to reduce current flowing through the internal bleeder-resistors, which generate different levels of liquid-crystal drive voltages. Thus, potential differences between $\mathrm{V}_{\mathrm{LCD}}$ and V 1 and between V 5 and GND must be 0.4 V or higher, and potential difference between V4 and GND must be 1.4 V or higher. Note that the OPOFF pin must be grounded when using the operational amplifiers. Place a capacitor of about $0.1 \mu \mathrm{~F}$ to $0.5 \mu \mathrm{~F}$ between each internal operational amplifier V1OUT to V5OUT output and GND and stabilize the output level of the operational amplifier.


Figure 41 External Power Supply Circuit for LCD Drive Voltage Generation

## When an Internal Booster and Internal Operational Amplifiers are Used

To supply LCD drive voltage using the internal booster, circuits should be connected as shown in figure 42 . Here, contrast can be adjusted through the CT bits of the contrast control instruction. Temperature can be compensated either through the CT bits or by controlling the reference voltage for the booster (Vci pin) using a thermistor.

Note that Vci is both a reference voltage and power supply for the booster. The reference voltage must therefore be adjusted using an emitter-follower or a similar element so that sufficient current can be supplied. In this case, Vci must be equal to or smaller than the $\mathrm{V}_{\mathrm{CC}}$ level.

The HD66728 incorporates a voltage-follower operational amplifier for each of V1 to V5 to reduce current flowing through the internal bleeder-resistors, which generate different liquid-crystal drive voltages. Thus,
the potential differences between $\mathrm{V}_{\mathrm{LCD}}$ and V 1 and between V 5 and GND must be 0.4 V or higher, the potential difference between V 4 and GND must be 1.4 V or higher.

Note that the OPOFF pin must be grounded when using the operational amplifiers. Place a capacitor of about $0.1 \mu \mathrm{~F}$ to $0.5 \mu \mathrm{~F}$ between each internal operational amplifier V1OUT to V5OUT output and GND and stabilize the output level of the operational amplifier.


Notes: 1. The reference voltage input (Vci) must be adjusted so that the output voltage after boosting will not exceed the absolute maximum rating for the liquid-crystal power supply voltage ( 17 V ). Particularly, Vci must be 3.3 V or less for five-times boosting.
2. Vci is both a reference voltage and power supply for the booster; connect it to Vcc directly or combine it with a transistor so that sufficient current can be obtained.
3. Polarized capacitors must be connected correctly.
4. Circuits for temperature compensation should be based on the sample circuit in figure 43.

Figure 42 Internal Booster for LCD Drive Voltage Generation


Figure 43 Temperature Compensation Circuit

## Switching the Boosting Multiplying Factor

Instruction bits (BT1/0 bits) can optionally select the boosting multiplying factor of the internal booster. According to the display status, power consumption can be reduced by changing the LCD drive duty and the LCD drive bias, and by controlling the boosting multiplying factor for the minimum requirements. For details, see the Partial-display-on Function section.

Due to the maximum boosting multiplying factor, the following external capacitor needs to be connected. For example, when the maximum boosting is quadrupled, the capacitors between $\mathrm{C} 4+$ and C 4 - for fivetimes boosting are not needed, so these pins must be open.

## Table 29 VLOUT Output Status

| BT1 | BTO | VLOUT Output Status |
| :--- | :--- | :--- |
| 0 | 0 | Triple boosting output |
| 0 | 1 | Quadruple boosting output |
| 1 | 0 | Five-times boosting output |
| 1 | 1 | Setting inhibited |

i) Maximum five-times boosting

ii) Maximum quadruple boosting

iii) Maximum triple boosting


Figure 44 Booster Output Multiplying Factor Switching

## Example of Power-supply Voltage Generator for More Than Five-times Boosting Output

The HD66728 incorporates the booster for up to five-times boosting. However, the LCD drive voltage (VLCD) will not be enough for five-times boosting from Vcc when the power-supply voltage of Vcc is low or when the LCD drive voltage is high for the high-contrast LCD display. In this case, the reference voltage (Vci) for boosting can be set higher than the power-supply voltage of Vcc.

Set the Vci input voltage for the booster to 5.5 V or less within the range of Vcc +1.0 V . Control the Vci voltage so that the boosting output voltage (VLOUT) should be less than the absolute maximum ratings (17 V).


Figure 45 Usage Example of Booster at Vci > Vcc

## When External Bleeder Resistors are Used

When internal operational amplifiers cannot fully drive the LCD panel used, V1 to V5 voltages can be supplied through external bleeder resistors or external voltage follower operational amplifier (figure 46). Here, the OPOFF pin must be set to the $\mathrm{V}_{\mathrm{CC}}$ level to turn off the internal operational amplifiers. Since the internal contrast adjuster is disabled, contrast must be adjusted externally. Connection of external bleederresistors can specify a given bias value from $1 / 4$ to $1 / 10$. Figure 46 shows connection for $1 / 10$-bias drive voltage generation. Internal boosters can be used as they are. However, use the external power supply since the through current in bleeder resistors becomes large, loads in the internal booster are heavy, and the boosting output voltage drops.


Notes: 1. Resistance of each external bleeder resistor should be $2 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
2. When $0.1 \mu \mathrm{~F}$ to $0.5 \mu \mathrm{~F}$ capacitors are added in parallel with each external bleeder resistor, resistance can be increased, and the through current in the bleeder resistors can be reduced (see figure 47).
3. The bias current value for driving LCDs can be varied by adjusting the resistance (6R) between the V3OUT and V4OUT pins.
4. The internal contrast adjuster is disabled; contrast must be adjusted either by controlling the external variable resistor between VLCD and V1 for the booster.
5. Vci is both a reference voltage and power supply for the booster; connect it to Vcc directly or combine it with a transistor so that sufficient current can be obtained.

Figure 46 Circuit Using External Bleeder Resistors


Figure 47 Low-current Consumption Bleeder Resistor

## Contrast Adjuster

Software can adjust 64-step contrast for an LCD by varying the liquid-crystal drive voltage (potential difference between $\mathrm{V}_{\mathrm{LCD}}$ and V 1 ) through the CT bits of the contrast adjustment register (electron volume function). The value of a variable resistor between $\mathrm{V}_{\text {LCD }}$ and V1 (VR) can be precisely adjusted in a 0.05 x R unit within a range from $0.05 \times \mathrm{R}$ through $3.20 \times \mathrm{R}$, where R is a reference resistance obtained by dividing the total resistance.

The HD66728 incorporates a voltage-follower operational amplifier for each of V1 to V5 to reduce current flowing through the internal bleeder resistors, which generate different liquid-crystal drive voltages. Thus, CT5-0 bits must be adjusted so that the potential differences between $\mathrm{V}_{\text {LCD }}$ and V 1 and between V5 and GND are 0.4 V or higher when liquid-crystal drives, particularly when the VR is small.


Figure 48 Contrast Adjuster

Table 30 Contrast Adjustment Bits (CT) and Variable Resistor Values

| CT Set Value |  |  |  |  |  | Variable Resistor Value (VR) | Potential Difference between V1 and GND | Display Color |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CT5 | CT4 | Ст3 | CT2 | CT1 | сто |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | $3.20 \times \mathrm{R}$ | (Small) | (Light) |
| 0 | 0 | 0 | 0 | 0 | 1 | $3.15 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | $3.10 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | $3.05 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | $3.00 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 1 | 0 | 1 | $2.95 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 1 | 1 | 0 | $2.90 \times \mathrm{R}$ |  |  |
| 0 | 0 | 0 | 1 | 1 | 1 | $2.85 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 0 | 0 | 0 | $2.80 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 0 | 0 | 1 | $2.75 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 0 | 1 | 0 | $2.70 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 0 | 1 | 1 | $2.65 \times \mathrm{R}$ |  |  |
| 0 | 0 | 1 | 1 | 0 | 0 | $2.60 \times \mathrm{R}$ |  |  |
|  |  |  | E |  |  | E |  |  |
| 0 | 1 | 1 | 1 | 1 | 1 | $1.65 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | $1.60 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 1 | $1.55 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 0 | 1 | 0 | $1.50 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 0 | 1 | 1 | $1.45 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 1 | 0 | 0 | $1.40 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 1 | 0 | 1 | $1.35 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 1 | 1 | 0 | $1.30 \times \mathrm{R}$ |  |  |
| 1 | 0 | 0 | 1 | 1 | 1 | $1.25 \times \mathrm{R}$ |  |  |
| 1 | 0 | 1 | 0 | 0 | 0 | $1.20 \times \mathrm{R}$ |  |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 1.15x R |  |  |
| E |  |  |  |  |  | E |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | $0.20 \times R$ |  |  |
| 1 | 1 | 1 | 1 | 0 | 1 | $0.15 \times \mathrm{R}$ |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | $0.10 \times \mathrm{R}$ |  |  |
| 1 | 1 | 1 | 1 | 1 | 1 | $0.05 \times \mathrm{R}$ |  |  |

Table 31 Contrast Adjustment per Bias Drive Voltage

| Bias | LCD drive voltage: VDR | Contrast adjustment range |
| :---: | :---: | :---: |
| 1/10 <br> bias <br> drive | $\frac{10 \times R}{10 \times R+V R} \times(V L C D-G N D)$ | - LCD drive voltage  <br> adjustment range $: 0.757 \times(\mathrm{VLCD}-\mathrm{GND}) \leq \mathrm{VDR} \leq 0.995 \times(\mathrm{VLCD}-\mathrm{GND})$ <br> -Limit of potential <br> difference between V5 and GND $: \frac{\mathrm{R}}{10 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.4[\mathrm{~V}]$ <br> -Limit if potential <br> difference between VLCD and V 1$: \frac{\mathrm{VR}}{10 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.4[\mathrm{~V}]$  |
| 1/9.5 bias drive | $\frac{9.5 \times \mathrm{R}}{9.5 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND})$ | - LCD drive voltage  <br> adjustment range $: 0.748 \times(V L C D-G N D) \leq V D R \leq 0.994 \times(V L C D-G N D)$ <br> -Limit of potential <br> difference between V5 and GND $: \frac{\mathrm{R}}{9.5 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.4[\mathrm{~V}]$ <br> - Limit if potential <br> difference between VLCD and V 1$: \frac{\mathrm{VR}}{9.5 \times \mathrm{R}+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.4[\mathrm{~V}]$  |
| 1/9 <br> bias <br> drive | $\frac{9 \times R}{9 \times R+V R} \times(V L C D-G N D)$ |  |
| 1/8 <br> bias <br> drive | $\frac{8 \times R}{8 \times R+V R} \times(\mathrm{VLCD}-\mathrm{GND})$ |  |
| $\begin{aligned} & 1 / 7 \\ & \text { bias } \\ & \text { drive } \end{aligned}$ | $\frac{7 \times R}{7 \times R+V R} \times(V L C D-G N D)$ |  |
| $\begin{aligned} & 1 / 6 \\ & \text { bias } \\ & \text { drive } \end{aligned}$ | $\frac{6 \times R}{6 \times R+V R} \times(V L C D-G N D)$ |  |
| $1 / 5$ <br> bias <br> drive | $\frac{5 \times R}{5 \times R+V R} \times(V L C D-G N D)$ | - LCD drive voltage  <br> adjustment range $: 0.610 \times($ VLCD-GND $) \leq$ VDR $\leq 0.990 \times(V L C D-G N D) ~$ <br> -Limit of potential <br> difference between V5 and GND $: \frac{R}{5 \times R+V R} \times(V L C D-G N D) \geq 0.4[V]$ <br> -Limit if potential <br> difference between VLCD and V1$: \frac{\mathrm{VR}}{5 \times R+\mathrm{VR}} \times(\mathrm{VLCD}-\mathrm{GND}) \geq 0.4[\mathrm{~V}]$  |
| 1/4 <br> bias <br> drive | $\frac{4 \times R}{4 \times R+V R} \times(V L C D-G N D)$ |  |

## Liquid Crystal Display Drive Bias Selector

An optimum liquid crystal display bias value can be selected using BS2-0 bits, according to the liquid crystal drive duty ratio setting (NL3-0 bits). Liquid crystal display drive duty ratio and bias value can be displayed while switching software applications to match the LCD panel display status. The optimum bias value calculated using the following expression is an ideal value where the optimum contrast is obtained. Driving by using a lower value than the optimum bias value provides lower contrast and lower liquid crystal display voltage (potential difference between V1 and GND). When the liquid crystal display voltage is insufficient even if a five-times booster is used or output voltage is lowered because the battery life has been reached, the display can be made easier to see by lowering the liquid crystal bias.

The liquid crystal display can be adjusted by using the contrast adjustment register (CT4-0 bits) and selecting the booster output level (BT1/0 bits).

Optimum bias value for $1 / \mathrm{N}$ duty ratio drive voltage $=\frac{1}{\sqrt{\mathrm{~N}}+1}$
Table 32 Optimum Drive Bias Values

| LCD drive <br> duty ratio | $1 / 80$ | $1 / 72$ | $1 / 64$ | $1 / 56$ | $1 / 48$ | $1 / 40$ | $1 / 32$ | $1 / 24$ | $1 / 16$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| (NL3-0 set | 1001 | 1000 | 0111 | 0110 | 0101 | 0100 | 0011 | 0010 | 0001 |
| value) |  |  |  |  | 0000 |  |  |  |  |
| Optimum <br> drive bias <br> value | $1 / 10$ | $1 / 9.5$ | $1 / 9$ | $1 / 8$ | $1 / 8$ | $1 / 7$ | $1 / 6$ | $1 / 6$ | $1 / 5$ |
| (BS2-0 set <br> value) | 000 | 001 | 010 | 011 | 011 | 100 | 101 | 101 | 110 |



Figure 49 Liquid Crystal Display Drive Bias Circuit

## LCD Panel Interface

The HD66728 has a function for changing the common driver/segment driver output shift direction using the CMS bit and SGS bit to meet the chip mounting positions of the HD66728. This is to facilitate the interface wiring to the LCD panel with COG or TCP installed.


Figure 50 1/80 Duty Drive Pattern Wiring


Figure 51 1-line Display Pattern Wiring
Table 33 Number of Left and Right Extension Lines of Common Driver

| Drive Duty Ratio | Left Edge of Screen | Right Edge of Screen |
| :--- | :--- | :--- |
| $1 / 48$ | $16($ COM1-8, 41-48) | 32 (COM9-40) |
| $1 / 56$ | $24($ COM1-8, 41-56) | 32 (COM9-40) |
| $1 / 64$ | $32($ COM1-8, 41-64) | 32 (COM9-40) |
| $1 / 72$ | $40($ COM1-8, 41-72) | 32 (COM9-40) |
| $1 / 80$ | $40($ COM1-8, 41-72) | 40 (COM9-40, 73-80) |

## CGROM Bank Switching Function

The HD66728 incorporates two pages of CGROM. Switching the memory bank in a display line unit using the CGROM bank switching bits (RL1 to RL10) can display a total of 432 font patterns. Since each display line switches memory bank $0 / 1$, the number of fonts which can be displayed in the same display line is 240 CGROMs +16 CGRAMs when memory bank 0 is selected, and 192 CGROMs +64 CGRAMs when memory bank 1 is selected. Font displays for CGRAMs (1) to (16) are used in common with memory bank 0 and memory bank 1 .

With the number of fonts is extended, multinational fonts, special symbols, and icons can be displayed. In addition, the character display mode can simply implement multiple displays: graphic pictograms or graphic mark displays that use a one-line display, and menu bar displays by using the black-and-white reversed fonts that are supported by the graphics display.

Table 34 RL Bit Setting

| Bit Set Value | Set $\mathbf{R L n}=\mathbf{0}$ | Set $\mathbf{R L n}=\mathbf{1}$ |
| :--- | :--- | :--- |
| RL1 bit | The first line is displayed by memory bank 0. The first line is displayed by memory bank 1. |  |

Table 35 Relationship between Character Code and Memory Bank

| Character Code | Memory Bank 0 (RL1-10 = 0) | Memory Bank 1 (RL1-10 = 1) |
| :---: | :---: | :---: |
| "00"H to "0F"H | CGRAM (1) to (16) | CGRAM (1) to (16) |
| "10"H to "1F"H | CGROM (1) to (16) | CGRAM (17) to (32) |
| "20"H to "2F"H | CGROM (17) to (32) | CGROM (241) to (256) |
| "30"H to "3F"H | CGROM (33) to (48) | CGROM (257) to (272) |
| "40"H to "4F"H | CGROM (49) to (64) | CGROM (273) to (288) |
| "50"H to "5F"H | CGROM (65) to (80) | CGROM (289) to (304) |
| "60"H to "6F"H | CGROM (81) to (96) | CGROM (305) to (320) |
| "70"H to "7F"H | CGROM (97) to (112) | CGROM (321) to (336) |
| "80"H to "8F"H | CGROM (113) to (128) | CGRAM (33) to (48) |
| "90"H to "9F"H | CGROM (129) to (144) | CGRAM (49) to (64) |
| "A0"H to "AF"H | CGROM (145) to (160) | CGROM (337) to (352) |
| "B0"H to "BF"H | CGROM (161) to (176) | CGROM (353) to (368) |
| "CO"H to "CF"H | CGROM (177) to (192) | CGROM (369) to (384) |
| "DO"H to "DF"H | CGROM (193) to (208) | CGROM (385) to (400) |
| "E0"H to "EF"H | CGROM (209) to (224) | CGROM (401) to (416) |
| "F0"H to "FF"H | CGROM (225) to (240) | CGROM (417) to (432) |

## Graphics Display Function

The HD66728 has a character display mode ( $\mathrm{SPR}=0$ and $\mathrm{GR}=0$ ) where the CGRAM or CGROM is used to display font patterns, a graphics display mode ( $\mathrm{SPR}=0$ and $\mathrm{GR}=1$ ) where the bit pattern data is set to the CGRAM to display given patterns, and a superimposed display mode ( $\mathrm{SPR}=1$ ) which displays both display modes combined. In the character display mode, characters can easily be provided by sending one-byte-per-character character codes to the DDRAM, but any pattern cannot be displayed. In the graphics display mode or superimposed mode, all bit pattern data to be displayed must be sent although any pattern can be displayed. The HD66728 supports these three modes which can easily be switched using the GR bit and SPR bit.

In the graphics display mode, kanji characters, special symbols, and graphics icons can be displayed. Up to $112 \times 80$-dot display is allowed using the CGRAM. Thus, for a $12 \times 13$-dot kanji font, up to a 6 -line $\times 9$ character kanji display, and for a $14 \times 15$-dot kanji font, up to a 6 -line $\times 8$-character kanji display, and for a $16 \times 16$-dot kanji font, up to a 5 -line x 6 -character kanji display are allowed.
i) $12 \times 13$-dot kanji display
example
(6-line $\times 9$-character display)
ii) $112 \times 80$-dot game display example


Figure 52 Display Example in Graphics Display Mode

## Superimposed Display Function

The HD66728 has a superimposed display mode ( $\mathrm{SPR}=1$ ) which displays two modes combined: the character display mode where the character code in the CGROM is used to display font patterns, and the graphics display mode where the bit pattern data is set to the CGRAM to display given patterns. The superimposed mode can be supplied with an easy character display mode and various graphics display modes, enabling a flexible high-quality display. For example, this mode is available to insert graphics such as maps or facial images in an address book which otherwise only uses characters.

When characters are displayed in this mode, user fonts cannot be displayed by using the CGRAM. The CGRAM is used as the RAM for the graphics display.


IIIIIIIIIIIIIIIII

Graphics
display pattern


LCD panel display (combined display)


Figure 53 Example of Superimposed Display

## Vertical Smooth Scroll Display

The HD66728 can scroll character and graphics display vertically in units of raster-rows. This is achieved by writing display data into a one-line area that is not being used for display. In other words, one line can be used to achieve continuous smooth vertical scroll even in a 9-line or less display. Here, after the 10th line is displayed, the first line is displayed again. When the 10th line is fully displayed, all one-line display data must be rewritten immediately after scrolling because there is no non-displayed area. Additionally, when display areas of a graphics icon such as a pictogram or a menu bar are partially fixed-displayed, the remaining areas can be displayed. For details, see the Partial Smooth Scroll Display Function section.

Specifically, this function is controlled by incrementing or decrementing the value in the display-start line bits (SL2 to SL0) and display-start raster-row bits (SN3 to SN0) by 1. For example, to smoothly scroll up, first set line bits SN3 to SN0 to 0000, and increment SL2 to SL0 by 1 from 000 to 111 to scroll seven raster-rows. Then increment line bits SN3 to SN0 to 0001, and again increment SL2 to SL0 by 1 from 000 to 111 . If the vertical double-height display is at the top of the line, scrolling is done by each two rasterrow.

When the response speed of the liquid crystal is low or when high-speed scrolling is needed, two- to four-raster-row scrolling is recommended.

1) Not scrolled

- SN3 to $0=0000$
- SL2 to $0=000$

2) 2 raster-rows scrolled up

- SL2 to $0=010$

3) 4 raster-rows scrolled up

- SL 2 to $0=100$


6) 8 raster-rows scrolled up

- SN3 to $0=0001$
- $\mathrm{SL2}$ to $0=000$


Update 1st-line DDRAM data

## HITACHI LTD. <br> TEL: 042S-25-1111 <br> LCD Controller <br> new device geras

HI |HLHL LIL』
TELEQ42G-25-1111
LE[ Controller मEb device EETZG


TEL $542 \mathrm{G}-25-1111$
LED EOHtroller.
HEw deuite GGTg

TEL: $442 \mathrm{G}-2 \mathrm{~S}-111$
LED EOHtroller
heu deuice Geqge TAGSTEF:EFSEUHF

Figure 54 Vertical Smooth Scroll (4-line Display)

- 1/80 duty ratio
- Graphics display area: $112 \times 80$ dots (dot matrix)
- Text display area: 10 lines $\times 16$ characters
i) Not scrolled
- SN 3 to $\mathrm{SNO}=0000$
- SL2 to $\mathrm{SLO}=000$
e
ii) 4 dots scrolled up
- SN3 to $\mathrm{SNO}=0000$
- SL2 to SL0 = 011


Figure 55 Example of Vertical Scroll in Superimposed Mode

## Setting Instructions (Character Display Mode: GR = 0, 9-line Display: NL2-0 = 1000)



Figure 56 Setting Instructions for Vertical Smooth Scroll (Character Display Mode)

## Setting Instructions (Graphics Display Mode: GR = 1, 10-line Display: NL3-0 = 1001)

R/W RS DB7 DB6DB5 DB4 DB3 DB2DB1 DB0

| 0 | 0 | 0 | 1 | 0 | 0 | 1 | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 1 | 0 | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |

三
Set $96 \times 80$-dot initial display data to CGRAM
Scroll up 4 raster-rows
(5th raster-row of 1 st line displayed at the top)
Update 1 st-line (address 000 to 05 FH ) display data in CGRAM

SN3-SN0 = 0001
SL2-SLO $=000$
(1st raster-row of 2nd line displayed at the top)
Update 1st-line (address 000 to 05FH) display data in CGRAM

Scroll up 12 raster-rows
(5th raster-row of 2nd line displayed at the top)
Update 2nd-line (address 100 to 15FH) display data in CGRAM

SN3-SN0 = 0010
SL2-SL0 = 000
(1st raster-row of 3rd line displayed at the top)
Update 2nd-line (address 100 to 15FH) display data in CGRAM

Scroll up 20 raster-rows
(5th raster-row of 3rd line displayed at the top)
Update 3rd-line (address 200 to 25FH) display data in CGRAM

SN3-SN0 = 0011
SL2-SL0 = 000
(1st raster-row of 4th line displayed at the top)
Update 3rd-line (address 200 to 25FH) display data in CGRAM
(5th raster-row of 4th line displayed at the top)
Update 4th-line (address 300 to 35FH) display data in CGRAM


Figure 57 Setting Instructions for Vertical Smooth Scroll (Graphics Display Mode)

## Partial Smooth Scroll Display Function

The HD66728 can partially fixed-display the areas of a graphics icon, such as a pictogram or a menu bar, and perform vertical smooth scrolling of the remaining bit-map areas. Since the PS1 to PS0 bits do not perform smooth scrolling of the upper first to third display lines but does fixed-display, pictograms can be placed. When CN1 to CN0 bits are set to 10 , the first line is displayed at the bottom edge of the LCD screen, and the menu bar can be fixed-displayed at the bottom. This function can largely control the bitmap rewrite frequencies and reduce software loads.

Table 36 Bit Setting and Display Lines


Notes: 1. The shadow lines above are fixed-displayed. They do not depend on the setting values of the SN3-0 or SL3-0 bits.
2. The SN3-0 and SL3-0 bits specify the next first scroll display line of the fixed-displayed lines.
3. When the drive duty ratio is nine lines ( $1 / 72$ duty ratio) or less and CN1-0 is 10 , the first line shifts to the last displayed line.

## HD66728

Partial Smooth Scroll Display Examples
Table 37 Data Setting to the CGRAMPartial Smooth Scroll Display Examples

| CGRAM Address | CGRAM Data |
| :---: | :---: |
| 000 to 06F |  |
| 080 to OEF | 弗 |
| 100 to 16F |  |
| 180 to 1EF |  |
| 200 to 26F |  |
| 280 to 2EF |  |
| 300 to 36F |  |
| 380 to 3EF | 哖 |
| 400 to 46F |  |
| 480 to 4EF |  |

## i) Initial Screen Display

-PS1-0 = 10: Fixed-displays the first and second lines

- CN1-0 = 10: Moves the first line to the bottom edge
- SN3-0 $=0010$ : Starts display from the third line
- SL2-0 = 000


Figure 58 Example of Initial Screen in the Partial Smooth Scroll Mode
ii) 4-dot Partial Scroll Up

- PS1-0 = 10: Fixed-displays the first and second lines
- CN1-0 = 10: Moves the first line to the bottom edge
- SN3-0 = 0010: Starts display from the third line
- SL2-0 = 100: Shifts up by 4 dots


Figure 59 Example of Display Screen in the Partial Smooth Scroll Mode (1)
iii) 8-dot Partial Scroll Up

- PS1-0 = 10: Fixed-displays the first and second lines
- CN1-0 = 10: Moves the first line to the bottom edge
- SN3-0 = 0011: Starts display from the fourth line
- SL2-0 $=000$


Figure 60 Example of Display Screen in the Partial Smooth Scroll Mode (2)

## Double-height Display

The HD66728 can double the height of any desired line from the first to 10th lines. A line can be selected by the DL1 to DL10 bits as listed in table 38. All the font characters or graphics display patterns stored in the CGROM and CGRAM can be doubled in height, allowing easy recognition. Note that there should be no space between the lines for double-height display (figure 61).

In vertical smooth scrolling, when the display-start setting line is displaying at double height, scrolling can be done by each two-line (dot).

Table 38 Double-height Display Specifications

| Bit Setting | Display Position |
| :--- | :--- |
| DL1 $=1$ | 1st line: double-height |
| DL2 $=1$ | 2nd line: double-height |
| DL3 $=1$ | 3rd line: double-height |
| DL4 $=1$ | 4th line: double-height |
| DL5 $=1$ | 5th line: double-height |
| DL6 $=1$ | 6th line: double-height |
| DL7 $=1$ | 7th line: double-height |
| DL8 $=1$ | 8th line: double-height |
| DL9 $=1$ | 9th line: double-height |
| DL10 $=1$ | 10th line: double-height |

- NL3-0 = 1001 (10-line display)
- DL2 = 1
- DL8 = 1


Figure 61 Double-height Display (2nd and 8th Lines)

## Reversed Display Function

The HD66728 can display character/graphics display sections by black-and-white reversal. Black-andwhite reversal can be easily displayed when REV is set to 1 .


Figure 62 Reversed Display

## HD66728

## Line-cursor Display

The HD66728 can assign a cursor attribute to an entire line corresponding to lower eight bits of the address counter value by setting the LC bit to 1 . One of three line-cursor modes can be selected: a black-and-white reversed cursor $(B / W=1)$, an underline cursor $(C=1)$, and a blink cursor $(B=1)$. The cycle for a blink cursor is 32 frames. These line-cursors are suitable for highlighting an index and/or marker, or for indicating an item in a menu with a cursor or an underline.

However, the black-and-white reversed display described above does not perform black-and-white blink. When SCE $=0$, the CGRAM area which is output from the ISEG1 to ISEG6 pins does not produce linecursor display.

Table 39 Address Counter Value and Line Cursor

| Address Counter Value (AC) | Selected Line for Line Cursor |
| :--- | :--- |
| 00 H to 0 FH | Entire 1st line (16 characters) |
| 10 H to 1 FH | Entire 2nd line (16 characters) |
| 20 H to 2 FH | Entire 3rd line $(16$ characters $)$ |
| 30 H to 3 FH | Entire 4th line $(16$ characters $)$ |
| 40 H to 4 FH | Entire 5 th line $(16$ characters $)$ |
| 50 H to 5 FH | Entire 6 th line $(16$ characters $)$ |
| 60 H to 6 FH | Entire 7 th line $(16$ characters $)$ |
| 70 H to 7 FH | Entire 8 th line $(16$ characters $)$ |
| 80 H to 8 FH | Entire 9 th line $(16$ characters $)$ |
| 90 H to 9 FH | Entire 10 th line $(16$ characters $)$ |

Black-white Reversed Cursor ( $\mathrm{LC}=1, \mathrm{~B} / \mathrm{W}=1$ )


Black-white
reversed
display

Figure 63 Black-white Reversed Cursor

```
Underline Cursor ( \(\mathbf{L C}=\mathbf{1}, \mathrm{C}=\mathbf{1}\) )
```



Figure 64 Underline Cursor

## HD66728

Blink Cursor $(\mathbf{L C}=1, B=1)$


Figure 65 Blink Cursor

## Partial-display-on Function

The HD66728 can program the liquid crystal display drive duty ratio setting (NL3-0 bits), liquid crystal display drive bias value selection (BS2-0 bits), boost output level selection (BT1/0 bit) and contrast adjustment (CT5-0 bits). For example, in the 10-line display mode ( $1 / 80$ duty ratio), the HD66728 can selectively drive only the center of the screen or only the top or bottom of the screen by combining these register functions and the centering display ( $\mathrm{CN} 1-0 \mathrm{bit}$ ) function. This is called partial-display-on. Lowering the liquid crystal display drive duty ratio as required saves the liquid crystal display drive voltage, thus reducing internal current consumption. This is suitable for four-line display of a calendar or time, or the display of only graphics icons (pictograms) at the top or bottom of the screen, which needs to be continuous in the system standby state with minimal current consumption. Here, the non-displayed lines are constantly driven by the unselected level voltage, thus turning off the LCD for the lines.

In general, lowering the liquid crystal display drive duty ratio decreases the optimum liquid crystal display drive voltage and liquid crystal display drive bias value. This reduces output multiplying factors in the booster and greatly controls consumption current.

Table 40 Partial-display-on Function (10-line Display)

| Item | Normal 10-line Display | Partial-on Display (Limited 4-line Display) |  |
| :---: | :---: | :---: | :---: |
| LCD screen | 10th line displayed | Only four lines on the center of the screen (from the 3rd to 6th lines) | Only four lines at the top and bottom of the screen (from the 1st to 3rd and 10th lines) |
| LCD drive position shift | Not necessary $(\mathrm{CN} 1-0=00)$ | Necessary $(\mathrm{CN} 1-0=01)$ | Necessary $(\mathrm{CN} 1-0=01)$ |
| LCD drive duty ratio | 1/80 (NL3-0 = 1001) | 1/32 (NL3-0 = 0011) | 1/32 (NL3-0 = 0011) |
| LCD drive bias value (optimum) | 1/10 (BS2-0 = 000) | $1 / 6($ BS2-0 = 101) | $1 / 6($ BS2-0 = 101) |
| LCD drive voltage* | 12 V to 15 V <br> (adjustable using CT5-0) | 6 V to 8 V (adjustable using CT50) | 6 V to 8 V (adjustable using CT50) |
| Boosting output multiplying factor | Five times ( $\mathrm{BT1}^{\text {- }} 0=10$ ) | Triple ( $\mathrm{BT} 1-0=00$ ) | Triple (BT1-0 $=00$ ) |
| Frame frequency (fosc $=90 \mathrm{kHz}$ ) | 70 Hz | 88 Hz | 88 Hz |

Note: The LCD drive voltage depends on the LCD materials which are actually used. Since the LCD drive voltage is high when the LCD drive duty ratio is high, a low duty ratio is suitable for low-power consumption.

- 1/32-duty Drive at the Top and Bottom of the Screen


Figure 66 Partial-on Display (Date and Time Indicated) (1)

- 1/32-duty Drive on the Center of the Screen


Figure 67 Partial-on Display (Date and Time Indicated) (2)

## Sleep Mode

Setting the sleep mode bit (SLP) to 1 puts the HD66728 in the sleep mode, where the device stops all internal display operations except for key scan operations, thus reducing current consumption. Specifically, LCD drive is completely halted. Here, all the SEG (SEG1 to SEG112) and COM (COM1 to COM80) pins output the GND level, resulting in no display. If the AMP bit is set to 0 in the sleep mode, the LCD drive power supply can be turned off, reducing the total current consumption of the LCD module.

The key scan circuit operates normally in the sleep mode, thus allowing normal key scan and key scan interrupt generation. For details, see the Key Scan Control section and Key Scan Interrupt (Wake-up Function) section.

Table 41 Comparison of Sleep Mode and Standby Mode

| Function | Sleep Mode $($ SLP $=1)$ | Standby Mode <br> $(S T B=1)$ | Key Standby Mode <br> $($ KSB $=1)$ |
| :--- | :--- | :--- | :--- |
| LCD control | Turned off | Turned off | Normally turned on |
| R-C oscillation circuit | Operates normally | Halted | Normally turned on |
| Key scan circuit | Can operate normally | Halted but IRQ* can be generated |  |

## Standby Mode

Setting the standby mode bit (STB) to 1 puts the HD66728 in the standby mode, where the device stops completely, halting all internal operations including the R-C oscillation circuit, thus further reducing current consumption compared to that in the sleep mode. Specifically, character and segment displays, which are controlled by the multiplexing drive method, are completely halted. Here, all the SEG (SEG1 to SEG112) and COM (COM1 to COM80) pins output the GND level, resulting in no display. If the AMP bit is set to 0 in the standby mode, the LCD drive power supply can be turned off.

During the standby mode, no instructions can be accepted other than the start-oscillation instruction and the key scan interrupt generation enable instruction. To cancel the standby mode, issue the start-oscillation instruction to stabilize R-C oscillation before setting the STB bit to 0 .

Although key scan is halted in the standby mode, the HD66728 can detect key inputs, thus generating key scan interrupt (IRQ*). This means, the system can be activated from a completely inactive state. For details, see the Key Scan Interrupt (Wake-up Function) section.


Figure 68 Procedure for Setting and Canceling Standby Mode

## Key Standby Mode

When the key standby mode (KSB bit $=1$ ) is set, only key-scan operations are selectively stopped. In this case, however, the display operation, including the internal CR oscillation circuit operation, continues as usual. Since noise generation can be suppressed by stopping unnecessary key-scan operations, the receiving sensitivity for such a wireless system can be improved.

In this case, although key-scan operations are stopped during the key standby mode, a key scan interrupt (IRQ*) can be generated by detecting the key being pressed, as can be done during the standby mode described above. For details, refer to the Key Scan Interrupt (Wake-up Function) section.

## Absolute Maximum Ratings

| Item | Symbol | Unit | Value | Notes $^{*}$ |
| :--- | :--- | :--- | :--- | :--- |
| Power supply voltage (1) | $\mathrm{V}_{\mathrm{CC}}$ | V | -0.3 to +7.0 | 1,2 |
| Power supply voltage (2) | $\mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}$ | V | -0.3 to +16.0 | 1,3 |
| Input voltage | Vt | V | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | 1 |
| Operating temperature | Topr | ${ }^{\circ} \mathrm{C}$ | -40 to +85 | 1,4 |
| Storage temperature | Tstg | ${ }^{\circ} \mathrm{C}$ | -55 to +110 | 1,5 |

Notes: 1. If the LSI is used above these absolute maximum ratings, it may become permanently damaged. Using the LSI within the following electrical characteristics limits is strongly recommended for normal operation. If these electrical characteristic conditions are also exceeded, the LSI will malfunction and cause poor reliability.
2. VCC > GND must be maintained.
3. VLCD > GND must be maintained.
4. For bare die and wafer products, specified up to $85^{\circ} \mathrm{C}$.
5. This temperature specifications apply to the TCP package.

DC Characteristics ( $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}^{* 1}$ )
$\left.\begin{array}{llllllll}\text { Item } & \text { Symbol } & \text { Min } & \text { Typ } & \text { Max } & \text { Unit Test Condition } & \text { Notes } \\ \hline \text { Input high voltage } & \mathrm{V}_{\mathrm{HH}} & 0.7 \mathrm{~V}_{\mathrm{CC}} & - & \mathrm{V}_{\mathrm{CC}} & \mathrm{V} & & 2,3 \\ \hline \text { Input low voltage } & \mathrm{V}_{\mathrm{LL}} & -0.3 & - & 0.15 \mathrm{~V}_{\mathrm{CC}} & \mathrm{V} & \mathrm{V}_{\mathrm{CC}}=1.8 \text { to } 2.7 \mathrm{~V} & 2,3 \\ \hline \text { Input low voltage } & \mathrm{V}_{\mathrm{LL}} & -0.3 & - & 0.15 \mathrm{~V}_{\mathrm{CC}} & \mathrm{V} & \mathrm{V}_{\mathrm{CC}}=2.7 \text { to } 5.5 \mathrm{~V} & 2,3 \\ \hline \begin{array}{l}\text { Output high voltage (1) } \\ \text { (SDA, DB0-7 pins) }\end{array} & \mathrm{V}_{\mathrm{OH} 1} & 0.75 \mathrm{~V}_{\mathrm{CC}} & - & - & \mathrm{V} & \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA} & 2,4 \\ \hline \begin{array}{l}\text { Output low voltage (1) } \\ \text { (SDA, DB0-7 pins) }\end{array} & \mathrm{V}_{\mathrm{OL} 1} & - & - & 0.2 \mathrm{~V}_{\mathrm{CC}} & \mathrm{V} & \mathrm{V}_{\mathrm{CC}}=1.8 \text { to } 2.7 \mathrm{~V}, & 2 \\ \mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA}\end{array}\right]$

| Output high voltage (3) (PORT0-2 pins) | $\mathrm{V}_{\text {ОН3 }}$ | $0.75 \mathrm{~V}_{\text {c }}$ | - | - | V | $-^{\text {OH }}=0.1 \mathrm{~mA}$ | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output low voltage (3) (PORT0-2 pins) | $\mathrm{V}_{\text {OL3 }}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{cc}}$ | V | $\mathrm{I}_{\mathrm{OL}}=0.1 \mathrm{~mA}$ | 2 |
| Driver ON resistance (COM pins) | $\mathrm{R}_{\text {com }}$ | - | 3 | 20 | k $\Omega$ | $\begin{aligned} & \pm \mathrm{ld}=0.05 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{LCD}}=10 \mathrm{~V} \end{aligned}$ | 5 |
| Driver ON resistance (SEG pins) | $\mathrm{R}_{\text {SEG }}$ | - | 3 | 30 | k $\Omega$ | $\begin{aligned} & \pm \mathrm{ld}=0.05 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{LCD}}=10 \mathrm{~V} \end{aligned}$ | 5 |
| I/O leakage current | $\mathrm{I}_{\mathrm{Li}}$ | -1 | - | 1 | $\mu \mathrm{A}$ | $\mathrm{Vin}=0$ to $\mathrm{V}_{\mathrm{cc}}$ | 6 |
| Pull-up MOS current (KIN0-7, DB0-7, SDA pins) | $-I_{p}$ | 1 | 10 | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {cc }}=3 \mathrm{~V}, \mathrm{Vin}=0 \mathrm{~V}$ | 2 |


| Current consumption during normal operation ( $\mathrm{V}_{\text {cc }}$-GND) | $\mathrm{I}_{\text {OP }}$ | - | 32 | 55 | $\mu \mathrm{A}$ | R-C oscillation, $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}_{\mathrm{osc}}=86 \mathrm{kHz}(1 / 72 \text { duty }) \end{aligned}$ | 7, 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption during sleep mode ( $\mathrm{V}_{\mathrm{cc}}$-GND) | $\mathrm{I}_{\text {sL }}$ | - | 11 | - | $\mu \mathrm{A}$ | R-C oscillation, $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \\ & \mathrm{f}_{\mathrm{osc}}=86 \mathrm{kHz}(1 / 72 \text { duty }) \end{aligned}$ | 7, 8 |
| Current consumption during standby mode ( $\mathrm{V}_{\mathrm{Cc}}$-GND) | $\mathrm{I}_{\text {ST }}$ | - | 0.1 | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 7, 8 |
| LCD drive power supply current ( $\mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}$ ) | $\mathrm{I}_{\text {LCD }}$ | - | 20 | 35 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}=12 \mathrm{~V}, \\ & \mathrm{~T} a=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{osc}}=86 \mathrm{kHz}, \\ & 1 / 9 \text { bias } \end{aligned}$ | 8 |
| LCD drive voltage $\left(\mathrm{V}_{\mathrm{LCD}}-\mathrm{GND}\right)$ | $\mathrm{V}_{\text {LCD }}$ | 4.5 | - | 15 | V |  | 9 |

Note: For the numbered notes, refer to the Electrical Characteristics Notes section following these tables.

## Booster Characteristics

| Item | Symbol | Min | Typ | Max | Unit | Test Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Triple-boost output voltage (VLOUT pin) | $\mathrm{V}_{\text {UP3 }}$ | 8.5 | 8.9 | 9.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Vci}=3.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}}=30 \mu \mathrm{~A}, \mathrm{C}=1 \mu \mathrm{~F}, \\ & \mathrm{f}_{\mathrm{osc}}=86 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | 12 |
| Quadrupleboost output voltage (VLOUT pin) | $\mathrm{V}_{\text {UP4 }}$ | 11.5 | 11.8 | 12.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Vci}=3.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}}=30 \mu \mathrm{~A}, \mathrm{C}=1 \mu \mathrm{~F}, \\ & \mathrm{f}_{\mathrm{OSC}}=86 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | 12 |
| Five-timesboost output voltage (VLOUT pin) | $\mathrm{V}_{\text {UP5 }}$ | 14.5 | 14.8 | 15.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=\mathrm{Vci}=3.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}}=30 \mu \mathrm{~A}, \mathrm{C}=1 \mu \mathrm{~F}, \\ & \mathrm{f}_{\mathrm{osc}}=86 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ | 12 |
| Use range of boost output voltage | $\begin{aligned} & \mathrm{V}_{\text {UP3 }} \\ & \mathrm{V}_{\text {Up4 }} \\ & \mathrm{V}_{\text {UP5 }} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 15.0 | V | For triple to quintuple boost | 12 |

Note: For the numbered notes, refer to the Electrical Characteristics Notes section following these tables.

## AC Characteristics ( $\mathrm{V}_{\mathrm{CC}}=1.8$ to $5.5 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 4 0}$ to $+\mathbf{8 5}{ }^{\circ} \mathrm{C}^{* 1}$ )

Clock Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=1.8\right.$ to $\left.\mathbf{5 . 5} \mathrm{V}\right)$

| Item | Symbol | Min | Typ | Max | Unit | Test Condition | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| External clock <br> frequency | fcp | 50 | 75 | 150 | kHz |  | 10 |
| External clock duty <br> ratio | Duty | 45 | 50 | 55 | $\%$ | 10 |  |
| External clock rise <br> time | trcp | - | - | 0.2 | $\mu \mathrm{~s}$ |  | 10 |
| External clock fall <br> time | tfcp | - | - | 0.2 | $\mu \mathrm{~s}$ |  | 10 |
| R-C oscillation clock | $\mathrm{f}_{\text {osc }}$ | 69 | 86 | 103 | kHz | $\mathrm{Rf}=330 \mathrm{k} \Omega$, <br> $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$ | 11 |

Note: For the numbered notes, refer to the Electrical Characteristics Notes section following these tables.

68-system Bus Interface Timing Characteristics
$(\mathrm{Vcc}=1.8$ to 2.7 V$)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | Write | $\mathrm{t}_{\mathrm{CYCE}}$ | 600 | - | - | ns | Figure 75 |
|  | Read | $\mathrm{t}_{\mathrm{CYCE}}$ | 800 | - | - |  |  |
| Enable high-level pulse width | Write | $\mathrm{PW}_{\mathrm{EH}}$ | 120 | - | - | ns | Figure 75 |
|  | Read | $\mathrm{PW}_{\mathrm{EH}}$ | 350 | - | - |  |  |
| Enable low-level pulse width | Write | $\mathrm{PW}_{\mathrm{EL}}$ | 300 | - | - | ns | Figure 75 |
|  | Read | $\mathrm{PW}_{\mathrm{EL}}$ | 300 | - | - |  |  |
| Enable rise/fall time |  | $\mathrm{t}_{\mathrm{Er}}, \mathrm{t}_{\mathrm{Et}}$ | - | - | 25 | ns | Figure 75 |
| Setup time (RS, R/W to E, CS*) | $\mathrm{t}_{\mathrm{ASE}}$ | 50 | - | - | ns | Figure 75 |  |
| Address hold time | $\mathrm{t}_{\mathrm{AHE}}$ | 20 | - | - | ns | Figure 75 |  |
| Write data setup time | $\mathrm{t}_{\mathrm{SSWE}}$ | 60 | - | - | ns | Figure 75 |  |
| Write data hold time | $\mathrm{t}_{\mathrm{HE}}$ | 20 | - | - | ns | Figure 75 |  |
| Read data delay time | $\mathrm{t}_{\mathrm{DDRE}}$ | - | - | 300 | ns | Figure 75 |  |
| Read data hold time | $\mathrm{t}_{\mathrm{DHRE}}$ | 5 | - | - | ns | Figure 75 |  |

$(\mathrm{Vcc}=2.7$ to 5.5 V$)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | Write | $\mathrm{t}_{\text {CYCE }}$ | 380 | - | - | ns | Figure 75 |
|  | Read | $\mathrm{t}_{\text {CYCE }}$ | 500 | - | - |  |  |
| Enable high-level pulse width | Write | $\mathrm{PW}_{\text {EH }}$ | 70 | - | - | ns | Figure 75 |
|  | Read | $\mathrm{PW}_{\text {EH }}$ | 250 | - | - |  |  |
| Enable low-level pulse width | Write | $\mathrm{PW}_{\text {EL }}$ | 150 | - | - | ns | Figure 75 |
|  | Read | $\mathrm{PW}_{\mathrm{EL}}$ | 150 | - | - |  |  |
| Enable rise/fall time |  | $\mathrm{t}_{\mathrm{EE},} \mathrm{t}_{\mathrm{Et}}$ | - | - | 25 | ns | Figure 75 |
| Setup time (RS, R/W to E, CS*) |  | $t_{\text {ASE }}$ | 50 | - | - | ns | Figure 75 |
| Address hold time |  | $t_{\text {AHE }}$ | 20 | - | - | ns | Figure 75 |
| Write data setup time |  | $\mathrm{t}_{\text {DSWE }}$ | 60 | - | - | ns | Figure 75 |
| Write data hold time |  | $\mathrm{t}_{\text {HE }}$ | 20 | - | - | ns | Figure 75 |
| Read data delay time |  | $\mathrm{t}_{\text {DDRE }}$ | - | - | 200 | ns | Figure 75 |
| Read data hold time |  | $\mathrm{t}_{\text {DHRE }}$ | 5 | - | - | ns | Figure 75 |

80-system Bus Interface Timing Characteristics
$(\mathrm{Vcc}=1.8$ to 2.7 V$)$

| Item | Symbol |  | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bus cycle time | Write | $\mathrm{t}_{\mathrm{cycw}}$ | 600 | - | - | ns | Figure 76 |
|  | Read | $\mathrm{t}_{\text {CYCR }}$ | 800 | - | - | ns | Figure 76 |
| Write low-level pulse width |  | $\mathrm{PW}_{\mathrm{Lw}}$ | 120 | - | - | ns | Figure 76 |
| Read low-level pulse width |  | $\mathrm{PW}_{\text {LR }}$ | 350 | - | - | ns | Figure 76 |
| Write high-level pulse width |  | $\mathrm{PWW}_{\text {Hw }}$ | 300 | - | - | ns | Figure 76 |
| Read high-level pulse width |  | $\mathrm{PW}_{\text {HR }}$ | 300 | - | - | ns | Figure 76 |
| Write/Read rise/fall time |  | $\mathrm{t}_{\text {WRr }}$, wRi | - | - | 25 | ns | Figure 76 |
| Setup time (RS to CS*, WR*, RD*) |  | $\mathrm{t}_{\text {AS }}$ | 50 | - | - | ns | Figure 76 |
| Address hold time |  | $\mathrm{t}_{\text {AH }}$ | 20 | - | - | ns | Figure 76 |
| Write data setup time |  | $\mathrm{t}_{\text {Dsw }}$ | 60 | - | - | ns | Figure 76 |
| Write data hold time |  | $\mathrm{t}_{\mathrm{H}}$ | 20 | - | - | ns | Figure 76 |
| Read data delay time |  | $\mathrm{t}_{\text {DDR }}$ | - | - | 300 | ns | Figure 76 |
| Read data hold time |  | $\mathrm{t}_{\text {DHR }}$ | 5 | - | - | ns | Figure 76 |

$(\mathrm{Vcc}=2.7$ to 5.5 V$)$

| Item | Symbol |  | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bus cycle time | Write | $\mathrm{t}_{\text {cycw }}$ | 380 | - | - | ns | Figure 76 |
|  | Read | $\mathrm{t}_{\text {CYCR }}$ | 500 | - | - | ns | Figure 76 |
| Write low-level pulse width |  | PW ${ }_{\text {Lw }}$ | 70 | - | - | ns | Figure 76 |
| Read low-level pulse width |  | PW ${ }_{\text {LR }}$ | 250 | - | - | ns | Figure 76 |
| Write high-level pulse width |  | $\mathrm{PW}_{\text {Hw }}$ | 150 | - | - | ns | Figure 76 |
| Read high-level pulse width |  | $\mathrm{PW}_{\text {HR }}$ | 150 | - | - | ns | Figure 76 |
| Write/Read rise/fall time |  | $\mathrm{t}_{\text {WRr, WRf }}$ | - | - | 25 | ns | Figure 76 |
| Setup time (RS to CS*, WR*, RD*) |  | $\mathrm{t}_{\text {AS }}$ | 50 | - | - | ns | Figure 76 |
| Address hold time |  | $\mathrm{t}_{\text {AH }}$ | 20 | - | - | ns | Figure 76 |
| Write data setup time |  | $\mathrm{t}_{\text {DSw }}$ | 60 | - | - | ns | Figure 76 |
| Write data hold time |  | $t_{H}$ | 20 | - | - | ns | Figure 76 |
| Read data delay time |  | $\mathrm{t}_{\text {DDR }}$ | - | - | 200 | ns | Figure 76 |
| Read data hold time |  | $\mathrm{t}_{\text {DHR }}$ | 5 | - | - | ns | Figure 76 |

## HITACHI

## Clock-synchronized Serial Interface Timing Characteristics ( $\mathbf{V}_{\mathrm{CC}}=1.8$ to 5.5 V)

$\left(\mathrm{V}_{\mathrm{CC}}=1.8\right.$ to 2.7 V$)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle time | At write (receive) | $\mathrm{t}_{\text {scyc }}$ | 0.5 | - | 20 | $\mu \mathrm{s}$ | Figure 77 |
|  | At read (send) | $\mathrm{t}_{\text {scyc }}$ | 1 | - | 20 | $\mu \mathrm{s}$ | Figure 77 |
| Serial clock high-level width | At write (receive) | $\mathrm{t}_{\text {sch }}$ | 230 | - | - | ns | Figure 77 |
|  | At read (send) | $\mathrm{t}_{\text {SCH }}$ | 480 | - | - | ns | Figure 77 |
| Serial clock low-level width | At write (receive) | $\mathrm{t}_{\text {scl }}$ | 230 | - | - | ns | Figure 77 |
|  | At read (send) | $\mathrm{t}_{\text {scl }}$ | 480 | - | - | ns | Figure 77 |
| Serial clock rise/fall time |  | $\mathrm{t}_{\text {scf }}, \mathrm{t}_{\text {scr }}$ | - | - | 20 | ns | Figure 77 |
| Chip select setup time |  | $\mathrm{t}_{\text {csu }}$ | 60 | - | - | ns | Figure 77 |
| Chip select hold time |  | $\mathrm{t}_{\mathrm{CH}}$ | 200 | - | - | ns | Figure 77 |
| Serial input data setup time |  | $\mathrm{t}_{\text {SISU }}$ | 100 | - | - | ns | Figure 77 |
| Serial input data hold time |  | $\mathrm{t}_{\text {SIH }}$ | 100 | - | - | ns | Figure 77 |
| Serial output data delay time |  | $\mathrm{t}_{\text {soo }}$ | - | - | 400 | ns | Figure 77 |
| Serial output data hold time |  | $\mathrm{t}_{\text {SOH }}$ | 5 | - | - | ns | Figure 77 |

$\left(\mathrm{V}_{\mathrm{CC}}=2.7\right.$ to 5.5 V$)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Serial clock cycle time | At write <br> (receive) | $\mathrm{t}_{\mathrm{sCYC}}$ | 0.2 | - | 20 | $\mu \mathrm{~s}$ | Figure 77 |
|  | At read <br> (send) | $\mathrm{t}_{\mathrm{sCYC}}$ | 0.5 | - | 20 | $\mu \mathrm{~s}$ | Figure 77 |
| Serial clock high-level width | At write <br> (receive) | $\mathrm{t}_{\mathrm{sCH}}$ | 80 | - | - | ns | Figure 77 |
|  | At read <br> (send) | $\mathrm{t}_{\mathrm{sCH}}$ | 230 | - | - | ns | Figure 77 |
| Serial clock low-level width | At write <br> (receive) | $\mathrm{t}_{\mathrm{sCL}}$ | 80 | - | - | ns | Figure 77 |
|  | At read <br> (send) | $\mathrm{t}_{\mathrm{sCL}}$ | 230 | - | - | ns | Figure 77 |
| Serial clock rise/fall time |  | $\mathrm{t}_{\mathrm{scf}} \mathrm{t}_{\mathrm{scr}}$ | - | - | 20 | ns | Figure 77 |
| Chip select setup time | $\mathrm{t}_{\mathrm{csu}}$ | 60 | - | - | ns | Figure 77 |  |
| Chip select hold time |  | $\mathrm{t}_{\mathrm{CH}}$ | 200 | - | - | ns | Figure 77 |
| Serial input data setup time |  | $\mathrm{t}_{\mathrm{sISU}}$ | 40 | - | - | ns | Figure 77 |
| Serial input data hold time |  | $\mathrm{t}_{\mathrm{sIH}}$ | 40 | - | - | ns | Figure 77 |
| Serial output data delay time |  | $\mathrm{t}_{\mathrm{soD}}$ | - | - | 200 | ns | Figure 77 |
| Serial output data hold time |  | $\mathrm{t}_{\mathrm{sOH}}$ | 5 | - | - | ns | Figure 77 |

Reset Timing Characteristics ( $\mathbf{V}_{\mathrm{CC}}=2.2$ to 5.5 V )

| Item | Symbol | Min | Typ | Max | Unit | Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reset low-level width | $\mathrm{t}_{\text {RES }}$ | 1 | - | - | ms | Figure 78 |

## Electrical Characteristics Notes

1. For bare die products, specified up to $85^{\circ} \mathrm{C}$.
2. The following three circuits are I/O pin configurations (figure 69).

Pins: RESET*, CS*, E/WR*/SCL, RS, OSC1, OPOFF, IM2/1, IM0/ID, TEST


Pins: KST3 to KSTO, IRQ*
PORT2 to PORT0, OSC2


Pin: RW/RD*/SDA


Figure 69 I/O Pin Configuration

Pin: DB7/KIN7 to DB4/KIN4


Pin: DB3/KIN3 to DB0/KINO


Figure 69 I/O Pin Configuration (cont)
3. The TEST pin must be grounded and the IM2/1, IM0/ID, and OPOFF pins must be grounded or connected to Vcc.
4. Corresponds to the high output for clock-synchronized serial interface.
5. Applies to the resistor value (RCOM) between power supply pins V1OUT, V2OUT, V5OUT, GND and common signal pins, and resistor value (RSEG) between power supply pins V1OUT, V3OUT, V4OUT, GND and segment signal pins, when current Id is flown through all driver output pins.
6. This excludes the current flowing through pull-up MOSs and output drive MOSs.
7. This excludes the current flowing through the input/output units. The input level must be fixed high or low because through current increases if the CMOS input is left floating.
8. The following shows the relationship between the operation frequency (fosc) and current consumption (Icc) (figure 70).


Figure 70 Relationship between the Operation Frequency and Current Consumption
9. Each COM and SEG output voltage is within $\pm 0.15 \mathrm{~V}$ of the LCD voltage (Vcc, V1, V2, V3, V4, V5) when there is no load.
10. Applies to the external clock input (figure 71).


Figure 71 External Clock Supply

## HD66728

11. Applies to the internal oscillator operations using external oscillation resistor Rf (figure 72 and table 42).


Figure 72 Internal Oscillation
Table 42 External Resistance Value and R-C Oscillation Frequency (Referential Data)

| External | R-C Oscillation Frequency: fosc |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Rf) | Vcc = 1.8 V | Vcc = 2.2 V | Vcc = 3.0 V | Vcc = 4.0 V | Vcc = 5.0 V |
| $200 \mathrm{k} \Omega$ | 86 kHz | 111 kHz | 130 kHz | 140 kHz | 148 kHz |
| $270 \mathrm{k} \Omega$ | 70 kHz | 86 kHz | 100 kHz | 108 kHz | 113 kHz |
| $300 \mathrm{k} \Omega$ | 64 kHz | 79 kHz | 92 kHz | 98 kHz | 102 kHz |
| $330 \mathrm{k} \Omega$ | 60 kHz | 74 kHz | 86 kHz | 91 kHz | 95 kHz |
| $360 \mathrm{k} \Omega$ | 57 kHz | 69 kHz | 79 kHz | 84 kHz | 87 kHz |
| $390 \mathrm{k} \Omega$ | 54 kHz | 64 kHz | 74 kHz | 78 kHz | 81 kHz |
| $430 \mathrm{k} \Omega$ | 49 kHz | 59 kHz | 67 kHz | 71 kHz | 74 kHz |
| $470 \mathrm{k} \Omega$ | 46 kHz | 54 kHz | 61 kHz | 65 kHz | 67 kHz |

12. Booster characteristics test circuits are shown in figure 73.


Figure 73 Booster

## Referential data

VUP4 = VLCD - GND; VUP5 = VLCD - GND
(i) Relation between the obtained voltage and input voltage

$\mathrm{Vci}=\mathrm{Vcc}, \mathrm{fosc}=80 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$
(ii) Relation between the obtained voltage and temperature

(iii) Relation between the obtained voltage and capacity

$\mathrm{Vci}=\mathrm{Vcc}=3.0 \mathrm{~V}$, fosc $=80 \mathrm{kHz}, \mathrm{lo}=30 \mu \mathrm{~A}$

Five-times boosting

$\mathrm{Vci}=\mathrm{Vcc}$, fosc $=80 \mathrm{kHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

Five-times boosting

$\mathrm{Vci}=\mathrm{Vcc}=3 \mathrm{~V}$, fosc $=80 \mathrm{kHz}$, $\mathrm{lo}=30 \mu \mathrm{~A}$

Figure 73 Booster (cont)
(iv) Relation between the obtained voltage and current


Figure 73 Booster (cont)

## Load Circuits

## AC Characteristics Test Load Circuits

Data bus: DB7 to DB0, SDA
Test Point O


Figure 74 Load Circuit

## Timing Characteristics

68-system Bus Operation


Figure 75 68-system Bus Timing

## 80-system Bus Operation



Figure 76 80-system Bus Timing

## Clock-synchronized Serial Operation



Figure 77 Clock-synchronized Serial Interface Timing

Reset Operation


Figure 78 Reset Timing

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI <br> Hitachi, Ltd.

Semiconductor \& Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/
Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) $\quad \vdots$ http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan : http://www.hitachi.co.jp/Sicd/indx.htm

## For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive, San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9293000
Hitachi Europe Ltd.
Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

