Document Title

256Kx16 Bit High Speed Static RAM(5V Operating). Operated at Extended and Industrial Temperature Ranges.

Revision History

<u>RevNo.</u>	History	Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	Feb. 12. 1999	Preliminary
Rev. 1.0	1.1 Removed Low power Version.1.2 Removed Data Retention Characteristics1.3 Changed IsB1 to 20mA	Mar. 29. 1999	Preliminary
Rev. 2.0	2.1 Relax D.C parameters.	Aug. 19. 1999	Preliminary
	Item Previous Current		

lte	m	Previous	Current
	12ns	190mA	200mA
lcc	15ns	185mA	195mA
	20ns	180mA	190mA

2.2 Relax Absolute Maximum Rating.

Item	Previous	Current
Voltage on Any Pin Relative to Vss	-0.5 to 7.0	-0.5 to Vcc+0.5

Rev.3.0 3.1 Delete Preliminary

3.2 Update D.C parameters and 10ns part.

		Previous			Current			
	lcc	lsb	sb1	Icc	sb	sb1		
10ns	-			185mA		10mA		
12ns	200mA	70mA	20mA	175mA	60mA			
15ns	195mA	TUINA	ZUIIIA	165mA	OUIIA	TUTIA		
20ns	190mA							

3.3 Added Extended temperature range

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



Mar. 27. 2000


Final

256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15,20ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60mA(Max.) (CMOS) : 10mA(Max.) Operating K6R4016C1C-10 : 185mA(Max.) K6R4016C1C-12 : 175mA(Max.) K6R4016C1C-15 : 165mA(Max.) K6R4016C1C-20 : 160mA(Max.)
- + Single 5.0V $\pm 10\%$ Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Standard Pin Configuration
 - K6R4016C1C-J : 44-SOJ-400 K6R4016C1C-T : 44-TSOP2-400BF K6R4016C1C-F : 48-Fine pitch BGA with 0.75 Ball pitch

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION


The K6R4016C1C is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1C uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1C is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward or 48 Fine pitch BGA.


ORDERING INFORMATION

K6R4016C1C-C10/C12/C15/C20	Commercial Temp.
K6R4016C1C-E10/E12/E15/E20	Extended Temp.
K6R4016C1C-I10/I12/I15/I20	Industrial Temp.



PIN CONFIGURATION (Top View)





PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		Vin, Vout	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		Po	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	Та	0 to 70	°C
Extended		Та	-25 to 85	°C
	Industrial	Та	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



			-		
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

* The above parameters are also guaranteed at extended and industrial temperature range. ** $V_{IL}(Min) = -2.0V a.c(Pulse Width \le 8ns) for I \le 20mA.$ *** $V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width \le 8ns) for I \le 20mA.$

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc= 5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition	ns		Min	Max	Unit
Input Leakage Current	Iц	VIN=Vss to Vcc			-2	2	μA
Output Leakage Current	Ilo	$\overline{CS} = V \text{IH or } \overline{OE} = V \text{IH or } \overline{WE} = V \text{IL}$ Vout = Vss to Vcc			-2	2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	Com.	10ns	-	185	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		12ns	-	175	
				15ns	-	165	
				20ns	-	160	
			Ext. Ind.	10ns	-	200	
				12ns	-	190	
				15ns	-	180	_
				20ns	-	175	
Standby Current	lsв	Min. Cycle, CS=Vін			-	60	mA
	ISB1	ISB1 f=0MHz, CS≥Vcc-0.2V, VIN≥Vcc-0.2V or VIN≤0.2V			-	10	
Output Low Voltage Level	Vol	IoL=8mA			-	0.4	V
Output High Voltage Level Voн Ioн		lон=-4mA	IOH=-4mA			-	V
	V0H1**	Іон1=-0.1mA			-	3.95	V

* The above parameters are also guaranteed at extended and industrial temperature range.

** Vcc=5.0V±5%, Temp.=25°C.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

* Capacitance is sampled and not 100% tested.




AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)


TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at extended and industrial temperature range.


Output Loads(A)







* Capacitive Load consists of all components of the test environment.



READ CYCLE*

Devementer	Symphol	K6R401	6C1C-10	K6R401	6C1C-12	K6R401	6C1C-15	K6R401	6C1C-20	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	10	-	12	-	15	-	20	-	ns
Address Access Time	tAA	-	10	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	-	9	ns
UB, LB Access Time	tBA	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	t∟z	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tонz	0	5	0	6	0	7	0	9	ns
UB, LB Disable to High-Z Output	tвнz	0	5	0	6	0	7	0	9	ns
Output Hold from Address	tон	3	-	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at extended and industrial temperature range.



WRITE CYCLE*

Demonster	Symbol	K6R4016C1C-10		K6R4016C1C-12		K6R4016C1C-15		K6R4016C1C-20		
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of	tAW	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	tWP	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	20	-	ns
UB, LB Valid to End of	tBW	7	-	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	0	9	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at extended and industrial temperature range.


TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB, LB=VIL)

	\	
Address	X	Ж
Data Out	Previous Valid Data	Valid Data




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS}=VIL$.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (DE Clock)









TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)

TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address. 2. A write occurs during the overlap of a low CS,WE,LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twr is measured from the end of write to the address change. twr applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

cs	WE	OE	LB	UB	Mode	I/O	Sumply Current		
63	VVE	UE	LD	UB	Wode	I/O1~I/O8	I/O9~I/O16	Supply Current	
Н	х	Х*	Х	х	Not Select	High-Z	High-Z	ISB, ISB1	
L	Н	Н	Х	х	Output Disable	High-Z	High-Z	lcc	
L	х	х	н	н					
L	Н	L	L	н	Read	Dout	High-Z	lcc	
			н	L		High-Z	Dout		
			L	L		Dout	Dout		
L	L	Х	L	н	Write	DIN	High-Z	lcc	
			Н	L		High-Z	DIN		
			L	L		DIN	DIN		

FUNCTIONAL DESCRIPTION

* X means Don't Care.




PACKAGE DIMENSIONS

Units:millimeters/Inches

Units:millimeters/Inches


44-SOJ-400



44-TSOP2-400BF

SAMSUNG


ELECTRONICS




- 10


PACKAGE DIMENSIONS

Units : millimeter.





	Min	Тур	Max
А	-	0.75	-
В	8.90	9.00	9.10
B1	-	3.75	-
С	8.90	9.00	9.10
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	1.05	1.20
E1	-	0.80	-
E2	0.20	0.25	0.30
Y	-	-	0.08



Notes.

- 1. Bump counts: 48(8row x 6column)
- 2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ : Typical
- 5. Y is coplanarity: 0.08(Max)

