LRS1321

Stacked Chip Flash Memory and 1M (×16)

8M (×16) Flash Memory and 1M (×16) SRAM

(Model No.: LRS1321)

Spec No.: MFM2-J10708

Issue Date: July 30, 1998

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - · Audiovisual equipment
 - · Home appliances
 - · Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-sale operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - · Mainframe computers
 - · Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - · Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - · Aerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - · Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



LRS1321

1

Contents

Part 1 Product Overview	
1. Description	2
2. Pin Configuration	3
3. Notes	4
4. Truth Table	5
5. Block Diagram	5
6. Absolute Maximum Ratings	6
7. Recommended DC Operating Conditions	6
8. Pin Capacitance	6
9. DC Electrical Characteristics	7
Part 2 Flash Memory Specifications	
1. Introduction	9
2. Principles of Operation	12
3. Bus Operation	14
4. Command Definitions	15
5. Design Considerations	25
6. Electrical Specifications	27
·	
Part 3 SRAM Specifications	
1. Description	40
2. Truth Table	41
3. Block Diagram	41
4. Absolute Maximum Ratings	42
5. Recommended DC Operating Conditions	42
6. DC Electrical Characteristics	42
7. AC Electrical Characteristics	43
8. Data Retention Characteristics	44
9. Timing Chart	45


Part 1 Overview

1.Description

The LRS1321 is a combination memory organized as $524,288 \times 16$ bit flash memory and $65,536 \times 16$ bit static RAM in one package. It is fabricated using silicon-gate CMOS process technology.

Features

OAccess Time	;			
Flash memor	ry access time		150 ns Max.	
SRAM acces	ss time		85 ns Max.	
Operating cu	rrent			
Flash memo	ry Read	· · · ·	25 mA Max.	(t _{CYCLE} =200ns)
	Word write		57 mA Max.	- ·
	Block erase	• • • •	42 mA Max.	(F-Vcc≥3.0V)
SRAM	Operating		25 mA Max.	(t _{CYCLE} =200ns)
OStandby curr	ent			
Flash memo	гу		20 μA Max.	(F- CE ≥F-V _{CC} -0.2V,
			; ·	$F-\overline{RP} \leq 0.2V, F-V_{PP} \leq 0.2V$
				**
SRAM		• • • •	45 μA Max.	$(S-\overline{CE} \ge S-V_{CC}-0.2V)$
			1.0 µA Max.	$(Ta=25^{\circ}C, S-V_{CC}=3V,$
				S-CE≧S-Vcc-0.2V)
(Total standb	y current is the s	ummation of Flash men	nory's standby current and	SRAM's one.)
OPower supply	y		2.7V to 3.6V	(Read, SRAM write)
		• • • •	3.0V to 3.6V	(Flash erase/write)
(Block erase an	d word write ope	rations with V _{cc} <3.0V	in Flash memory are not s	supported.)
Operating ter	nperature	• • • •	-25℃ to +85℃	
OFully static of	peration			
OThree-state o	utput			
ONot designed	or rated as radiati	on hardened		
O 64 pin CS	P (LCSP064-P-	0808) plastic package		
OFlash memor	ry has P-type bul	k silicon, and SRAM h	as P-type bulk silicon.	



Note: From T_1 to T_5 are needed to be open.

PIN .	DESCRIPTION
A ₀ to A ₁₅	Common Address Input Pins
F-A ₁₆ to F-A ₁₈	Address Input Pins for Flash Memory
F-CE	Chip Enable Input Pin for Flash Memory
S-CE	Chip Enable Input Pin for SRAM
F-WE	Write Enable Input Pin for Flash Memory
s-WE	Write Enable Input Pin for SRAM
F-OE	Output Enable Input Pin for Flash Memory
S-ŌĒ	Output Enable Input Pin for SRAM
I/O ₀ to I/O ₁₅	Common Data Input/Output Pins
F-RP	Reset/Deep Power Down Input Pin for Flash Memory
F-WP	Write Protect Pin for Flash Memrory's Boot Block
F-V _{cc}	Power Supply Pin for Flash Memory
F-V _{PP}	Power Supply Pin for Flash Memory Write/Erase
s-v _{cc}	Power Supply Pin for SRAM
GND	Common GND •
RY/ B Y	Ready/Busy Output Pin for Flash Memory
S- <u>LB</u>	Byte Enable Input Pin for SRAM (I/O ₀ to I/O ₇)
S-ŪB	Byte Enable Input Pin for SRAM (I/O ₈ to I/O ₁₅)
NC	Non Conect
T ₁ to T ₅	Test Pins (Should be open)

3. Notes

This product is a stacked CSP package that a 8M(x16) bit Flash Memory and a 1M(x16) bit SRAM are assembled into.

SUPPLY POWER

Maximum difference (between F-V_{CC} and S-V_{CC}) of the voltage is less than -0.3V.

POWER SUPPLY AND CHIP ENABLE OF FLASH MEMORY AND SRAM

It is forbidden that both $F-\overline{CE}$ and $S-\overline{CE}$ should be LOW simultaneously. If the two memories are active together, possibly they may not operate normally by interference noises or data collision on I/O bus. Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time.

SRAM DATA RETENTION

SRAM data retention is capable in three ways as below. SRAM power switching between a system battery and a backup battery needs careful device decoupling from Flash Memory to prevent SRAM supply voltage from falling lower than 2.0V by a Flash Memory peak current caused by transition of Flash Memory supply voltage or of control signals (F- \overline{CE} , F- \overline{OE} and \overline{RP}).

CASE 1: FLASH MEMORY IS IN STANDBY MODE. (F-V_{cc}=2.7V to 3.6V)

- · SRAM inputs and input/outputs except S- $\overline{\text{CE}}$ are needed to be applied with voltages in the range of -0.3V to S-V_{cc}+0.3V or to be open(High-Z).
- · Flash Memory inputs and input/outputs except F-CE and RP are needed to be applied with voltages in the range of -0.3V to $S-V_{CC}+0.3V$ or to be open(High-Z).

CASE 2: FLASH MEMORY IS IN DEEP POWER DOWN MODE. (F-V_{CC}=2.7V to 3.6V)

- \cdot SRAM inputs and input/outputs except S-CE are needed to be applied with voltages in the range of -0.3V to S-V_{CC}+0.3V or to be open.
- · Flash Memory inputs and input/outputs except \overline{RP} are needed to be applied with voltages in the range of -0.3V to S-V_{CC}+0.3V or to be open(High-Z). \overline{RP} is needed to be at the same level as F-V_{CC} or to be open.

CASE 3: FLASH MEMORY POWER SUPPLY IS TURNED OFF. (F-V_{CC}=0V)

- · Fix RP LOW level before turning off Flash memory power supply.
- · SRAM inputs and input/outputs except S- \overline{CE} are needed to be applied with voltages in the range of -0.3V to S-V_{CC}+0.3V or to be open(High-Z).
- · Flash Memory inputs and input/outputs except RP are needed to be at GND or to be open(High-Z).

POWER UP SEQUENCE

When turning on Flash memory power supply, keep \overline{RP} LOW. After F-V_{CC} reaches over 2.7V, keep \overline{RP} LOW for more than 100nsec.

DEVICE DECOUPLING

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals(F-CE, S-CE).


47	Crutl		hla	/ *1	1 21
4.1	ווח	กเล	nie	ודו	. 🔰

F-CE	F-ŌĒ	F-WE	F-RP	S-CE	S-ŌĒ	S-WE	Address	Mode	I/O ₀ toI/O ₁₅	Current	Note
L	L	Н	Н	Н	X	Х	X	Flash read	Output	I _{cc}	*2,7,8
L	Н	Н	Н	Н	х	х	х	Flash read	High-Z	I _{cc}	*8
L	Н	L	Н	Н	х	х	х	Flash write	Input	I _{cc}	*5,6,7,8
Н	х	Х	х	L	L	Н	X	SRAM read	Output	I _{cc}	
Н	х	х	х	L	Н	Н	х	SRAM read	High-Z	I_{cc}	
Н	х	х	х	L	х	L	X	SRAM write	Input	I_{cc}	
Н	х	х	Н	Н	Х	х	X	Standby	High-Z	I _{SB}	*8
Н	х	х	L	Н	х	х	Х	Deep power down	High-Z	I _{SB}	*4

(X=Don't Care, L=Low, H=High)

Notes:

- *1. Do not make F-CE and S-CE "LOW" level at the same time.
- *2. Refer to DC Characteristics. When F-V_{PP}≤V_{PPLK}, memory contents can be read, but not altered.
- *3. X can be V_{IL} or V_{III} for control pins and addresses, and V_{PPLK} or V_{PPL} for F- V_{PP} . See DC Characteristics for V_{PPLK} and V_{PPII} voltages.
- *4. $F-\overline{RP}$ at GND $\pm 0.2V$ ensures the lowest deep power-down current.
- *5. Command writes involving block erase, write, or lock-bit configuration are reliably executed when $F-V_{PP}=V_{PPH}$ and $F-V_{CC}=V_{CC2}$. Block erase, byte write, or lock-bit configuration with $F-V_{CC}<3.0V$ or $V_{HI}< F-\overline{RP}< V_{HII}$ produce spurious results and should not be attempted.
- *6. Refer to Part 2 Section 3 Table 4 for valid DIN during a write operation.
- *7. Do not use in a timing that both $F-\overline{OE}$ and $F-\overline{WE}$ is "LOW" level.
- *8. RY/ \overline{BY} is V_{OL} when the WSM is executing internal block erase byte write, or lock-bit configuration algorityhms. It is V_{OH} during when the WSM is not busy, in block erase suspend mode(with byte write inactive), byte write suspend mode, or deep power-down mode.



6. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*9,10)	V _{cc}	-0.3 to +4.6	V
Input voltage(*9,11)	V _{IN}	-0.3 (*12) to V _{cc} +0.3	v
Operating temperature	Topr	-25 to +85	r
Storage temperature	T _{stg}	-65 to +125	r
V _{PP} voltage(*9)	V _{pp}	-0.2 to +12.6 (*13)	V
Input voltage(*9)	RP	-0.5 (*12) to +12.6 (*13)	V

Notes) *9.The maximum applicable voltage on any pin with respect to GND.

- * 10. Except V_{PP.}
- *11. Except RP.
- *12. -2.0V undershoot is allowed when the pulse width is less than 20nsec.
- *13. +14.0V overshoot is allowed when the pulse width is less than 20nsec.

7.Recommended DC Operating Conditions

$$(T_{\bullet} = -25\% \text{ to } +85\%)$$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	V _{cc}	2.7	3.0	3.6	V
Input voltage	V _{ni}	2.2		V _{cc} +0.3 (*16)	V
	V _{IL}	-0.3 (*14)		0.8	V
	V _{HH} (*15)	11.4		12.6	V

Notes) *14. -2.0V undershoot is allowed when the pulse width is less than 20nsec.

- *15. This voltage is applicable to F-RP Pin only.
- * 16. V_{cc} is the lower one of S- V_{cc} and F- V_{cc} .

8.Pin Capacitance

 $(T_*=25^{\circ}C, f=1MHz)$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Input capacitance	C _{iN}	V _{IN} =0V			20	pF	*17
I/O capacitance	C _{Vo}	V _{VO} =0V			22	pF	*17

Note) *17. Sampled but not 100% tested

9.DC Electrical Characteristics

 $(T_a = -25\% \text{ to } +85\% \text{ , } V_{CC} = 2.7V \text{ to } 3.6V)$

				(1 _a = -25 C to	+83 C	$V_{\rm CC} = 2$./ ٧ 10 3.0) V
Parameter		Note	Conditions		Min.	Typ.(*18)	Max.	Unit
Input leakage current(I _U)			V _{IN} =0V to V _{CC}		-1.5		1.5	μА
Output leakage			F-CE, S-CE=V _{IH} or				· · · ·	
current			F-OE, S-OE=V _{III} or		-1.5		1.5	μА
(I ₁₀)	Ι		F-WE, S-WE=V _{III} , V _{IVO} =0V to V	cc				
Operating	F	*19	Read current, $F-V_{pp} \le F-V_{CC}$ $F-\overline{CE} \le 0.2V$, $VIN \ge V_{CC}-0.2V$ or $V_{IN} \le 0.2V$	t _{CYCLE} =200ns I _{IO} =0mA			25	mA
supply current	F L A S H	*2() *21	Summation of V_{CC} Byte Write of current, and V_{PP} Byte Write or securrent. F- $V_{CC} \ge 3.0 \text{V}$				57	mA
(I _{cc})		*20 *22	Summation of V_{CC} Block Erase of lock-bits current, and V_{PP} Block Block lock-bits current. $F-V_{CC} \ge$			42	mA	
	S R A M	*23	S- \overline{CE} =0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$	t _{CYCLE} =200ns I _{IO} =0mA	·		25	mA
	F	*24	F-CE=V _{III} , RP=V _{III}				2.0	mA
Standby	F L A S H	*25	$F-\overline{CE} \ge V_{CC}-0.2V$, $F-V_{PP} \le 0.2V$, $\overline{RP} \le 0.2V$		•		20	μА
current (I _{SB})	SR	*26	S-CE=V _{III}				3.0	mA
	A M	*27	S-CE ≥ V _{cc} -0.2V			0.6	45	μА
Output voltage			I _{CL} =2.0mA				0.4	V
(V_{OL}, V_{OH})			I _{OH} =-1.0mA		2.4			V

Note) * 18. Reference value at $T_a=25^{\circ}\text{C}$, $V_{CC}=3.0\text{V}$

- *19. This value is read current $(I_{CCR}+I_{PPR})$ of the flash memory.
- *20. Sampled but not 100% tested.
- *21. This value is operation current $(I_{CCW}+I_{PPW})$ of flash memory.
- *22. This value is operation current $(I_{CCE}+I_{PPE})$ of flash memory.
- *23. This value is operation current (I_{CCI}) of SRAM.
- *24. This value is stand-by current $(I_{CCS}+I_{PPS})$ of flash memory.
- *25. This value is deep power down current $(I_{CCD}+I_{PPD})$ of flash memoty.
- *26. This value is stand-by current (I_{SB1}) of SRAM.
- *27. This value is stand-by current (I_{SB}) of SRAM.

PAGE

PART2 Flash memory CONTENTS

PAGE	
1.0 INTRODUCTION9	5.0
1.1 New Features9	!
1.2 Product Overview9	Į
2.0 PRINCIPLES OF OPERATION12	į
2.1 Data Protection12	;
3.0 BUS OPERATION14	!
3.1 Read14	
3.2 Output Disable14	6.
3.3 Standby14	
3.4 Deep Power-Down14	
3.5 Read Identifier Codes Operation15	
3.6 Write15	
4.0 COMMAND DEFINITIONS15	
4.1 Read Array Command17	
4.2 Read Identifier Codes Command17	
4.3 Read Status Register Command17	
4.4 Clear Status Register Command17	
4.5 Block Erase Command17	
4.6 Byte Write Command18	
4.7 Block Erase Suspend Command18	
4.8 Word Write Suspend Command	

5.0 DESIGN CONSIDERATIONS25
5.1 Three-Line Output Control
$5.2 \text{ RY}/\overline{BY}$ and Word Write Polling25
5.3 Power Supply Decoupling25
5.4 V _{PP} Trace on Printed Circuit Boards25
5.5 V _{CC} , V _{PP} , \overline{RP} Transitions
5.6 Power-Up/Down Protection26
5.7 Power Dissipation
6.0 ELECTRICAL SPECIFICATIONS27
6 1 Absolute Maximum Ratings27
6.2 Operating Conditions
6.2.1 AC Input/Output Test Conditions28
6.2.2 DC Characteristics29
6.2.3 AC Characteristics - Read-Only Operations 31
6.2.4 AC Characteristics - Write Operations 33
6.2.5 Alternative CE-Controlled Writes 35
6.2.6 Reset Operations37
6.2.7 Block Erase and Word Write Performance 38

1 INTRODUCTION

This datasheet contains LRS1321 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

1.1 New Features

The LRS1321 Flash memory maintains backwards-compatibility with SHARP's LH28F800BG-L. Key enhancements over the LH28F800BG-L include:

- ·Enhanced Suspend Capabilities
- ·Boot Block Architecture
- $\cdot V_{PPLK}$ has been lowered from 6.5V to 1.5V to support 3.3V block erase and word write operations. Designs that switch V_{PP} off during read operations should make sure that the V_{PP} voltage transitions to GND.
- Allow V_{PP} connection to 3.3V.

1.2 Product Overview

The LRS1321 is a high-performance 8-Mbit Smart Voltage Flash memory organized as 512 Kword of 16 bits. The 512 Kword of data is arranged in two 4K-word boot blocks, six 4K-word parameter blocks and fifteen 32K-word main blocks which are individually erasable in-system. The memory map is shown in Figure 2.

SmartVoltage technology provides a choice of V_{CC} and V_{PP} combinations, as shown in Table 1, to meet system performance and power expectations. In addition to flexible erase and program voltages, the dedicated V_{PP} pin gives complete data protection when $V_{PP} \leq V_{PPLK}$.

Table 1. V_{CC} and V_{PP} Voltage Combinations

V _{CC} Voltage	V _{PP} Voltage
2.7V to 3.6V(*1)	3.0V to 3.6V

NOTE:

*1. Block Erase and Word Write operations with V_{CC} <3.0V are not supported.

Internal V_{CC} and V_{PP} detection circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase and word write operations.

A block erase operation erases one of the device's 32K-word blocks typically within 1.14sec., 4K-word blocks typically within 0.38sec. independent of other blocks. Each block can be independently erased 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Writing memory data is performed in word increments of the device's 32K-word blocks typically within 44.6µs, 4K-word blocks typically within 45.9µs. Word write suspend mode enables the system to read data or execute code from any other flash memory array location.

The boot block can be locked for the \overline{WP} pin. Block erase or word write for boot block must not be caried out by \overline{WP} to Low and \overline{RP} to V_{IH} .

The status register indicates when the WSM's block erase or word write operation is finished.

The RY/ \overline{BY} output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/ \overline{BY} minimizes both CPU overhead and system power consumption. When low, RY/ \overline{BY} indicates that the WSM is performing a block erase, byte write, or lock-bit configuration. RY/ \overline{BY} -high indicates that the WSM is ready for a new command, block erase is suspended (and word write is inactive), word write is suspended, or the device is in deep power-down mode.

The access time is 150ns (t_{AVQV}) over the commercial temperature range (-25°C to +85°C) and V_{CC} supply voltage range of 2.7V-3.6V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical I_{CCR} current is 1 mA at 3.3V V_{CC} .

When $\overline{\text{CE}}$ and $\overline{\text{RP}}$ pins are at V_{CC} , the I_{CC} CMOS standby mode is enabled. When the $\overline{\text{RP}}$ pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (t_{PHQV}) is required from $\overline{\text{RP}}$ switching high until outputs are valid. Likewise, the device has a wake time (t_{PHEL}) from $\overline{\text{RP}}$ -high until writes to the CUI are recognized. With $\overline{\text{RP}}$ at GND, the WSM is reset and the status register is cleared.




Figure 1. Block Diagram



		Table 2. Pin Descriptions
Sym	Type	Name and Function
A ₀ -A ₁₈ (*1)	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle.
I/O ₀ -I/O ₁₅	INPUT/ OUTPUT	DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs data during memory array, status register, and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled.
<u>CE</u> (*2)	INPUT	Data is internally latched during a write cycle. CHIP ENABLE: Activates the device's control logic, input buffers, decoders, and sense amplifiers. CE-high deselects the device and reduces power consumption to standby levels.
RP	INPUT	RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets internal automation. \overline{RP} -high enables normal operation. When driven low, \overline{RP} inhibits write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode. Block erase or word write with $V_{IH} < \overline{RP} < V_{HH}$ produce spurious results and should not be attempted.
OE(*3)	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE(*4)	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE pulse.
RY/BY	OUTPUT	READY/BUSY: Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase or word write). RY/ \overline{BY} -high indicates that the WSM is ready for new commands, block erase is suspended, and word write is inactive, word write is suspended, or the device is in deep power-down mode. RY/ \overline{BY} is always active and does not float when the chip is deselected or data outputs are disabled.
WP	INPUT	WRITE PROTECT: Master controll for boot blocks locking. When $V_{\rm IL}$, locked boot blocks cannot be erased and programmed.
V _{PP} (*5)	SUPPLY	BLOCK ERASE and WORD WRITE POWER SUPPLY: For erasing array blocks or writing words. With $V_{PP} \le V_{PPLK}$, memory contents cannot be altered. Block erase and word write with an invalid V_{PP} (see DC Characteristics) produce spurious results and should not be attempted.
V _{CC(*6)}	SUPPLY	DEVICE POWER SUPPLY: Do not float any power pins. With $V_{CC} \le V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.

GND

*1. A₁₆, A₁₇, A₁₈ mean F-A₁₆, F-A₁₇ and F-A₁₈ in the Part 1.
*2. CE means F-CE in the Part 1.
*3. OE means F-OE in the Part 1.

SUPPLY GROUND: Do not float any ground pins.

- *4. \overline{WE} means F- \overline{WE} in the Part 1.
- *5. V_{PP} means F-V_{PP} in the Part 1. *6. V_{CC} means F-V_{CC} in the Part 1.



2 PRINCIPLES OF OPERATION

The LRS1321 Flash memory includes an on-chip WSM to manage block erase and word write functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure, byte write, and lock-bit configuration, and minimal processor overhead with RAM-Like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the V_{PP} voltage. High voltage on V_{PP} enables successful block erasure and word writing. All functions associated with altering memory contents–block erase, byte write, Lock-bit configuration, status, and identifier codes–are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase and word write. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, or outputs status register data.

Interface software that initiates and polls progress of block erase and word write can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read or write data from any other block. Word write suspend allows system software to suspend a word write to read data from any other flash memory array location.

2.1 Data Protection

Depending on the application, the system designer may choose to make the V_{PP} power supply switchable (available only when memory block erases or word writes are required) or hardwired to V_{PPH} . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When $V_{PP} \le V_{PPLK}$, memory contents cannot be altered. The CUI, with two-step block erase or word write command sequences, provides protection from unwanted operations even when high voltage is applied to V_{PP} . All write functions are disabled when V_{CC} is below the write lockout voltage V_{LKO} or when \overline{RP} is at V_{IL} . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating erase and word write operations.

***************************************	Bottom Boot	
78000	32K-word Main Block	14
77FFF 70000	32K-word Main Block	13
68000	32K-word Main Block	12
60000	32K-word Main Block	11
5FFFF 58000	32K-word Main Block	10
57FFF 50000	32K-word Main Block	9
48000	32K-word Main Block	8
47FFF 40000	32K-word Main Block	7
38000 38000	32K-word Main Block	6
37FFF 30000	32K-word Main Block	5
2FFFF 28000	32K-word Main Block	4
27FFF 20000	32K-word Main Block	3
18000	32K-word Main Block	2
17FFF 10000	32K-word Main Block	1
08000	32K-word Main Block	0
07FFF 07000	4K-word Parameter Block	5
06000	4K-word Parameter Block	4
05FFF 05000	4K-word Parameter Block	3
04FFF 04000	4K-word Parameter Block	2
03FFF 03000	4K-word Parameter Block	1
02FFF 02000	4K-word Parameter Block	0
01FFF 01000	4K-word Boot Block	1
000FFF 00000	4K-word Boot Block	0

Figure 2. Memory Map

3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes, or status register independent of the V_{PP} voltage. \overline{RP} can be at either V_{IH} or V_{HH} .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component: \overline{CE} , \overline{OE} , \overline{WE} , \overline{RP} and \overline{WP} . \overline{CE} and \overline{OE} must be driven active to obtain data at the outputs. \overline{CE} is the device selection control, and when active enables the selected memory device. \overline{OE} is the data output (I/O₀-I/O₁₅) control and when active drives the selected memory data onto the I/O bus. \overline{WE} must be at V_{IH} and \overline{RP} must be at V_{IH} or V_{HH} . Figure 10 illustrates a read cycle.

3.2 Output Disable

With \overline{OE} at a logic-high level (V_{IH}), the device outputs are disabled. Output pins I/O₀-I/O₁₅ are placed in a high-impedance state.

3.3 Standby

 $\overline{\text{CE}}$ at a logic-high level (V_{IH}) places the device in standby mode which substantially reduces device power consumption. I/O₀-I/O₁₅ outputs are placed in a high-impedance state independent of $\overline{\text{OE}}$ If

deselected during block erase or word write, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

 \overline{RP} at V_{IL} initiates the deep power-down mode.

In read modes, \overline{RP} -low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. \overline{RP} must be held low for a minimum of 100 ns. Time t_{PHQV} is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase or word write modes, \overline{RP} -low will abort the operation. RY/\overline{BY} remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time t_{PHWL} is required after \overline{RP} goes to logic-high (V_{IH}) before another command can be written.

As with any automated device, it is important to assert \overline{RP} during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase or word write modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the \overline{RP} input. In this application, \overline{RP} is controlled by the same \overline{RESET} signal that resets the system CPU.

LRS1321 15

3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code, device code (see Figure 3). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms.




Figure 3. Device Identifier Code Memory Map

3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word Write command requires the command and address of the location to be written.

The CUI does not occupy an addressable memory location. It is written when $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are active. The address and data needed to execute a command are latched on the rising edge of $\overline{\text{WE}}$ or $\overline{\text{CE}}$ (whichever goes high first). Standard microprocessor write timings are used. Figures 11 and 12 illustrate $\overline{\text{WE}}$ and $\overline{\text{CE}}$ -controlled write operations.

4 COMMAND DEFINITIONS

When the $V_{PP} \leq V_{PPLK}$, Read operations from the status register, identifier codes, or blocks are enabled. Placing V_{PPH} on V_{PP} enables successful block erase and word write operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.

Table 3. Bus Operations

Table 3. Bus Operations									
Mode	Notes	RP	CE	ŌĒ	WE	Address	V_{PP}	I/O ₀₋₇	RY/\overline{BY}
Read	*1,2,3,8	V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	Х	Х	D _{OUT}	Х
Output Disable	*3	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IH}	Х	Х	High Z	Χ
Standby	*3	V _{IH} or V _{HH}	V _{IH}	Х	Х	Х	Х	High Z	Х
Deep Power-Down	*4	V_{II} .	Х	X	X	X	Χ	High Z	V_{OH}
Read Identifier Codes		V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	See Figure 3	Х	*5	V _{OH}
Write	*3,6,3,8	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IL}	Х	Х	D _{IN}	Х

NOTES:

*1. Refer to DC Characteristics. When V_{PP}≤V_{PPLK}, memory contents can be read, but not altered.

*2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH} for V_{PP} . See DC Characteristics for V_{PPLK} and V_{PPH} voltages.

- *3. RY/BY is V_{OL} when the WSM is executing internal block erase or word write algorithms. It is V_{OH} during when the WSM is not busy, in block erase suspend mode (with word write inactive), word write suspend mode, or deep power-down mode.
- *4. RP at GND±0.2V ensures the lowest deep power-down current.
- *5. See Section 4.2 for read identifier code data.
- *6. $V_{IH} < \overline{RP} < V_{HH}$ produce spurious results and should not be attempted.
- *7. Refer to Table 4 for valid D_{IN} during a write operation.
- *8. Don't use the timing both \overrightarrow{OE} and \overrightarrow{WE} are V_{IL} .



Table 4. Command Definitions(*7)										
	Bus Cycles		Fi	rst Bus Cyc	le	Second Bus Cycle				
Command	Req'd.	Notes	Oper(*1)	Addr ^(*2)	Data ^(*3)	Oper ^(*1)	Addr ^(*2)	Data ^(*3)		
Read Array/Reset	1		Write	Χ	FFH					
Read Identifier Codes	≥2	*4	Write	X	90H	Read	IA	ID		
Read Status Register	2		Write	Х	70H	Read	Χ	SRD		
Clear Status Register	1		Write	Χ	50H		· · · · · · · · · · · · · · · · · · ·			
Block Erase	2	*5	Write	BA	20H	Write	BA	D0H		
Word Write	2	*5,6	Write	WA	40H	Write	WA	WD		
					or					
					10H					
Block Erase	1	*5	Write	Х	B0H					
and Word Write Suspend		<u> </u>								
Block Erase	1	*5	Write	X	D0H					
and Word Write Resume										

NOTES:

- *1. BUS operations are defined in Table 3.
- *2. X=Any valid address within the device.

IA=Identifier Code Address: see Figure 3.

BA=Address within the block being erased or locked.

WA=Address of memory location to be written.

*3. SRD=Data read from status register. See Table 7 for a description of the status register bits.

WD=Data to be written at location WA. Data is latched on the rising edge of WE or CE (whichever goes high first).

ID=Data read from identifier codes.

- *4. Following the Read Identifier Codes command, read operations access manufacturer. device codes. See Section 4.2 for read identifier code data.
- *5. If the block is boot block, \overline{WP} must be at V_{IH} or \overline{RP} must be at V_{HH} to enable block erase or word write operations. Attempts to issue a block erase or word write to a boot block while \overline{WP} is V_{IH} or \overline{RP} is V_{IH} .

*6. Either 40H or 10H are recognized by the WSM as the word write setup.

*7. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.



4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, byte write or lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Word Write Suspend command. The Read Array command functions independently of the V_{PP} voltage and \overline{RP} can be V_{IH} or V_{HH} .

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 3 retrieve the manufacturer and codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V_{PP} voltage and \overline{RP} can be V_{IH} or V_{HH}. Following the Read Identifier Codes command, the following information can be read:

Table 5. Identifier Codes

Code	Address	Data
Manufacture Code	H00000	00B0H
Device Code (Bottom boot)	00001H	0060H

4.3 Read Status Register Command

The status register may be read to determine when a block erase or word write is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all

subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of \overline{OE} or \overline{CE} whichever occurs. \overline{OE} or \overline{CE} must toggle to V_{IH} before further reads to update the status register latch. The Read Status Register command functions independently of the V_{PP} voltage. \overline{RP} can be V_{IH} or V_{HH} .

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3, and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurre during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied V_{PP} Voltage. \overline{RP} can be V_{IH} or V_{HH} . This command is not functional during block erase or word write suspend modes.

4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase block data to FFH). changes all preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 4). The CPU can detect block erase completion by analyzing the output data of the RY/\overline{BY} pin or status register bit SR.7.



When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when $V_{CC}=V_{CC2}$ and $V_{PP}=V_{PPH}$. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while $V_{PP}\leq V_{PPLK}$, SR.3 and SR.5 will be set to "1". Successful block erase for boot blocks requires that the corresponding, if set, that $\overline{WP}=V_{IH}$ or $\overline{RP}=V_{HH}$. If block erase is attempted when the corresponding $\overline{WP}=V_{IL}$ or $\overline{RP}=V_{IH}$, SR.1 and SR.5 will be set to "1". Block erase operations with $V_{IH}<\overline{RP}< V_{HH}$ produce spurious results and should not be attempted.

4.6 Word Write Command

Word write is executed by a two-cycle command sequence. Word write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of $\overline{\rm WE}$). The WSM then takes over, controlling the word write and write verify algorithms internally. After the word write sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect the completion of the word write event by analyzing the RY/ $\overline{\rm BY}$ pin or status register bit SR.7.

When word write is complete, status register bit SR.4 should be checked. If word write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word writes can only occur when $V_{CC}=V_{CC2}$ and $V_{PP}=V_{PPH}$. In the absence of this high voltage, memory contents are protected against word writes. If word write is attempted while $V_{PP} \le V_{PPLK}$, status register bits SR.3 and SR.4 will be set to "1".

Successful word write for boot blocks requires that the corresponding , if set, that $\overline{WP} = V_{IH}$ or $\overline{RP} = V_{HH}$. If word write is attempted to boot block when the corresponding $\overline{WP} = V_{IL}$ or $\overline{RP} = V_{IH}$, SR.1 and SR.4 will be set to "1". Word write operations with $V_{IH} < \overline{RP} < V_{HH}$ produce spurious results and should not be attempted.

4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or word-write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/ $\overline{\rm BY}$ will also transition to V $_{\rm OH}$. Specification $t_{\rm WHRH2}$ defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Word Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Word Write Suspend command (see Section 4.8), a word write operation can also be suspended. During a word write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/ $\overline{\rm BY}$ output will transition to V_{OL}. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY will return to V_{OL}. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 6). V_{PP} must remain at V_{PPH} (the same V_{PP} level used for block erase) while block erase is suspended. \overline{RP} must also remain at V_{IH} or V_{HH} (the same \overline{RP} level used for block erase). Block erase cannot resume until word write operations during block erase suspend have initiated completed.

4.8 Word Write Suspend Command

The Word Write Suspend command allows word write interruption to read data in other flash memory locations. Once the word write process starts, writing the Word Write Suspend command requests that the WSM suspend the word write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Word Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the word write operation has been suspended (both will be set to "1"). RY/BY will also transition to V_{OH}. Specification t_{WHRH1} defines the word write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while word write is suspended are Read Status Register and Word Write Resume. After Word Write Resume command is written to the flash memory, the WSM will continue the word write process. Status register bits SR.2 and SR.7 will automatically clear and RY/ $\overline{\rm BY}$ will return to V_{OL}. After the Word Write Resume command is written, the device automatically outputs status register data when read (see Figure 7). V_{PP} must remain at V_{PPH} (the same V_{PP} level used for word write) while in word write suspend mode. $\overline{\rm RP}$ must also remain at V_{IH} or V_{HH} (the same $\overline{\rm RP}$ level used for word write). $\overline{\rm WP}$ must also remain V_{IL} or V_{IH} (the same $\overline{\rm WP}$ level used for word write).

Table 6. Write Protection Alternatives

Operation	Vpp	RP	WP	Effect
•	VII	X	Х	All Blocks Locked.
Word Write		VII	X	All Blocks Locked.
or		v_{HH}	Х	All Blocks Unlocked.
Block Erase	>V _{PPLK}		V _{II}	2 Boot Blocks Locked.
	11121	v_{tH}	ViH	All Blocks Unlocked.

	Table 7. Status Register Definition										
WSMS	ESS	ECLBS	BWSLBS	VPPS	BWSS	DPS	R				
7	- 6	5	4	3	2	1	0				
SR.7 = WRITE 1 = Ready 0 = Busy SR.6 = ERASE 1 = Block 0 = Block SR.5 = ERASE 1 = Error 0 = Succes SR.4 = WORI 1 = Error 0 = Succes SR.3 = V _{PP} ST 1 = V _{PP} L 0 = V _{PP} O SR.2 = WORI 1 = Word 0 = Word SR.1 = DEVIC 1 = WP at 0 = Unlock	E SUSPEND ST Erase Suspend Erase in Progre E in Block Erasur ssful Block Erasur ssful Block Erasur D WRITE in Word Write ssful Word Write ssful Word Write Suspend Write Suspend Write in Progre CE PROTECT St	TATUS red ess/Completed re se ite eration Abort PEND STATUS ded ress/Completed	d eration Abort	NOTES: Check RY/B write comple SR.6-0 are inv If both SR.5 a an improper SR.3 does no level. The WS only after Blo sequences. SI feedback onl SR.0 is reserved.	Y or SR.7 to dettion. valid while SR. and SR.4 are "1" command sequent provide a conformation of the sequence of the sequenc	termine block of the state of t	erase or word erase attempt, red. tion of V _{PP} the V _{PP} level mand ts accurate				






Figure 4. Automated Block Erase Flowchart






Figure 5. Automated Word Write Flowchart




Figure 6. Block Erase Suspend/Resume Flowchart




Figure 7. Word Write Suspend/Resume Flowchart



5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable \overline{CE} while \overline{OE} should be connected to all memory devices and the system's \overline{READ} control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. \overline{RP} should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 RY/ \overline{BY} and Block Erase and Word Write Polling

 RY/\overline{BY} is a full CMOS output that provides a hardware method of detecting block erase and word write completion. It transitions low after block erase or word write commands and returns to V_{OH} when the WSM has finished executing the internal algorithm.

 RY/\overline{BY} can be connected to an interrupt input of the system CPU or controller. It is active at all times. RY/\overline{BY} is also V_{OH} when the device is in block erase

suspend (with word write inactive), word write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE and OE. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its $V_{\mbox{\footnotesize CC}}$ and GND and between its V_{PP} and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between V_{CC} and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 V_{PP} Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{PP} Power supply trace. The V_{PP} pin supplies the memory cell current for word writing and block erasing. Use similar trace widths and layout considerations given to the V_{CC} power bus. Adequate V_{PP} supply traces and decoupling will decrease V_{PP} voltage spikes and overshoots.

26



5.5 V_{CC}, V_{PP}, \overline{RP} Transitions

Block erase and word write are not guaranteed if V_{PP} falls outside of a valid V_{PPH} range, V_{CC} falls outside of a valid V_{CC2} range, or $\overline{RP} \neq V_{IH}$ or V_{HH} . If V_{PP} error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If \overline{RP} transitions to V_{IL} during block erase or word write, RY/\overline{BY} will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or \overline{RP} transitions to V_{IL} clear the status register.

The CUI latches commands issued by system software and is not altered by V_{PP} or \overline{CE} transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after V_{CC} transitions below V_{LKO} .

After block erase or word write, even after V_{PP} transitions down to V_{PPLK} , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure or word writing during power transitions. Upon power-up, the device is indifferent as to which power supply (V_{PP} or V_{CC}) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for V_{CC} voltages above V_{LKO} when V_{PP} is active. Since both \overline{WE} and \overline{CE} must be low for a command write, driving either to V_{IH} will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

The device is disabled while $\overline{RP}=V_{IL}$ regardless of its control inputs state.

5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering \overline{RP} to V_{IL} standby or sleep modes. If access is again needed, the devices can be read following the t_{PHQV} and t_{PHWL} wake-up cycles required after \overline{RP} is first raised to V_{IH} . See AC Characteristics—Read Only and Write Operations and Figures 12, 13 and 14 for more information.

6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

RP Voltage.....-2.0V to +14.0V(*2,3)

Word Write-2.0V to +14.0V(*2,3)

<Output Short Circuit Current>100mA(*4)

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- *1. Operating temperature is for commercial product defined by this specification.
- *2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and Vpp pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V_{CC} is V_{CC}+0.5V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.
- *3. Maximum DC voltage on V_{PP} and \overline{RP} may overshoot to +14.0V for periods <20ns.
- *4. Output shorted for no more than one second. No more than one output shorted at a time.

6.2 Operating Conditions

Temperature and V_{CC} Operating Conditions

					**	
Symbol	Parameter	Notes	Min	Max	Unit	Test Condition
Τ _Δ	Operating Temperature		-25	+85	°C	Ambient Temperature
V _{CC1}	V _{CC} Supply Voltage (2.7V-3.6V)	*1	2.7	3.6	V	
VCC2	V _{CC} Supply Voltage (3.0V-3.6V)		3.0	3.6	V	

^{*1.} Block erase and word write operations with V_{CC}<3.0V are not supported.

6.2.1 AC INPUT/OUTPUT TEST CONDITIONS




Figure 8. Transient Input/Output Reference Waveform for V_{CC}=2.7V-3.6V




Figure 9. Transient Equivalent Testing Load Circuit

Test Configuration Capacitance Loading Value						
Test Configuration	C _L (pF)					
V = -2 7V to 3 6V	50					

6.2.2 DC CHARACTERISTICS

DC Characteristics

	DC Characteristics									
			$V_{CC}=2$.	7V-3.6V		Test				
Sym	Parameter	Notes	Тур	Max	Unit	Conditions				
I _{IL}	Input Load Current	*1		±0.5	μA	V _{CC} =V _{CC} Max				
	`					V _{IN} =V _{CC} or GND				
I _{OL}	Output Leakage	*1		±0.5	μA	V _{CC} =V _{CC} Max				
	Current					V _{OUT} =V _{CC} or GND				
I _{CCS}	V _{CC} Standby Current	*1,3,	25	50	μА	CMOS Inputs				
		*6				V _{CC} =V _{CC} Max				
					<u> </u>	CE=RP=V _{CC} ±0.2V				
			0.2	2	mA	TTL Inputs				
					ŀ	V _{CC} =V _{CC} Max				
						CE=RP=V _{IH}				
ICCD	V _{CC} Deep Power-Down	*1	4	20	μA	RP=GND±0.2V				
	Current				 	I _{OUT} (RY/BY=0mA				
ICCR	V _{CC} Read Current	*1,5 *6	15	25	mA	CMOS Inputs				
		*6			}	V _{CC} =V _{CC} Max,				
]				CE=GND				
		1		20	A	f=5MHz, I _{OUT} =0mA				
		-		30	mA	TTL Inputs				
						V _{CC} =V _{CC} Max, CE=GND				
,	37 TA7 3 3A7 1 -	*1,7		17	-	f=5MHz, I _{OUT} =0mA V _{PP} =V _{PPH}				
Iccw	V _{CC} Word Write	1,/	5	17	mA	VPP=VPPH				
7	Current	*1,7	4	17	mA	V _{pp} =V _{ppH}				
ICCE	V _{CC} Block Erase	1,"	4	17	I III.A	V PP-V PPH				
Ţ	Current Write	*1,2	1	6	mA	CE=V _{IH}				
Iccws	V _{CC} Word Write	1,72	1	0	ши	CL-VIH				
ICCES	Current V _{PP} Standby or Read	*1	±2	±15	μА	V _{PP} ≤V _{CC}				
IPPS	1 44	*	10	200	μΑ	V>V				
I _{PPR}	Current	*1	0.1	5	μΑ	V _{PP} >V _{CC} RP=GND±0.2V				
I _{PPD}	V _{PP} Deep Power-Down	'	0.1	,	μΛ	14 -GIADE0.24				
T	Current V _{PP} Word Write	*1,7	12	40	mA	V _{pp} =V _{ppH}				
I _{PPW}	Current		12	40	1 11/1	PP- PPH				
T	V _{PP} Block Erase Current	*1,7	8	25	mA	V _{PP} =V _{PPH}				
I _{PPE}		*1	·	200	μA	V _{PP} =V _{PPH}				
IPPWS	V _{PP} Word Write	1	10	200	μΛ	PP- PPH				
I _{PPES}	Current	ــــــــــــــــــــــــــــــــــــــ	<u> </u>	1	.1	I				

			V _{CC} =2.7	V _{CC} =2.7V-3.6V		Test
Sym	Parameter	Notes	Min	Max	Unit	Conditions
V _{IL}	Input Low Voltage	*7	-0.5	0.8	V	
V _{IH}	Input High Voltage	*7	2.0	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage	*3,7		0.4	V	V _{CC} =V _{CC} Min, I _{OL} =2.0mA
V _{OH1}	Output High Voltage (TTL)	*3,7	2.4		V	V _{CC} =V _{CC} Min, I _{OH} =-1.0mA
V _{OH2}	Output High Voltage (CMOS)	*3,7	0.85 V _{CC}		V	V _{CC} =V _{CC} Min I _{OH} =-2.5mA
			V _{CC} -0.4		V	V _{CC} =V _{CC} Min I _{OH} =-100μA
V _{PPLK}	V _{PP} Lockout during Normal Operations	*4,7		1.5	V	
V _{PPH}	V _{PP} during Word Write or Block Erase Operations		3.0	3.6	V	
V_{LKO}	V _{CC} Lockout Voltage		2.0		V	
V _{HH}	RP Unlock Voltage	*8,9	11.4	12.6	V	Block Erase and Word Write for Boot Blocks

- *1. All currents are in RMS unless otherwise noted. Typical values at V_{CC} =3.3V and T_a =+25°C.
- *2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or word written while in erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW}, respectively.
- *3. Includes RY/ \overline{BY} .
- *4. Block erases and word writes are inhibited when $V_{PP} \leq V_{PPLK}$, and not guaranteed in the range between V_{PPLK} (max) and V_{PPH} (min).
- *5. Automatic Power Savings (APS) reduces typical I_{CCR} to 3mA at 3.3V V_{CC} in static operation.
- *6. CMOS inputs are either $V_{CC}\pm0.2V$ or GND $\pm0.2V$. TTL inputs are either V_{IL} or V_{IH} .
- *7. Sampled, not 100% tested.
- *8. Block erases and word writes are inhibited when the corresponding $\overline{RP}=V_{IH}$. Block erase and word write operations are not guaranteed with $V_{CC}<3.0V$ or $V_{IH}<\overline{RP}< V_{HH}$ and should not be attempted.
- *9. RP connection to a V_{HH} supply is allowed for a maximum cumulative period of 80 hours.

6.2.3 AC CHARACTERISTICS - READ-ONLY OPERATIONS(*1)

 $V_{CC}=2.7V-3.6V$, $T_{a}=-25^{\circ}C$ to $+85^{\circ}C$

Sym	Parameter	Notes	Min	Max	Unit
t _{AVAV}	Read Cycle Time .		150		ns
t _{AVQV}	Address to Output Delay			150	ns
tELQV	CE to Output Delay	*2		150	ns
t _{PHQV}	RP High to Output Delay			600	ns
t _{GLQV}	OE to Output Delay	*2		55	ns
t _{ELQX}	CE to Output in Low Z	*3	0		ns
t _{EHQZ}	CE High to Output in High Z	*3		55	ns
^t GLQX	OE to Output in Low Z	*3	0		ns
t _{GHQZ}	OE High to Output in High Z	*3		25	ns
^t OH	Output Hold from Address, CEor OE Change, Whichever Occurs First	*3	0		ns

^{*1.} See AC Input/Output Reference Waveform for maximum allowable input slew rate.
*2. \overline{OE} may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of \overline{CE} without impact on t_{ELQV} .
*3. Sampled, not 100% tested.






Figure 10. AC Waveform for Read Operations

6.2.4 AC CHARACTERISTICS - WRITE OPERATION(*1)

 $V_{CC}=2.7V-3.6V$, $T_{a}=-25^{\circ}C$ to $+85^{\circ}C$


Sym	Parameter Parameter	Notes	Min	Max	Unit
t _{AVAV}	Write Cycle Time		150		ns
t _{PHWL}	RP High Recovery toWE Going Low	*2	1		μs
t _{ELWL}	CE Setup to WE Going Low		10		ns
twLWH	WE Pulse Width		50		ns
t _{PHHWH}	RP V _{HH} to CE Going High	*2	100		ns
t _{SHWH}	$\overline{\text{WP}} \text{ V}_{\text{IH}} \text{ Setup to } \overline{\text{WE}} \text{ Going High}$	*2	100		ns
t _{VPWH}	V_{PP} Setup to \overline{WE} Going High	*2	100		ns
t _{AVWH}	Address Setup to WE Going High	*3	50		ns
t _{DVWH}	Data Setup to WE Going High	*3	50		ns
twHDX	Data Hold from WE High		5		ns
twhax	Address Hold from WE High		5		ns
twheh	CE Hold from WE High		10		ns
twhwL	WE Pulse Width High		30		ns
twhrl	WE High to RY/BY Going Low			100	ns
t _{WHGL}	Write Recovery before Read		0		ns
t _{QVVL}	V_{PP} Hold from Valid SRD, RY/ \overline{BY} High	*2,4	0		ns
t _{OVPH}	\overline{RP} V _{HH} Hold from Valid SRD, RY/ \overline{BY} High	*2,4	0		ns
t _{QVSL}	\overline{WP} V _{IH} Hold from Valid SRD, RY/ \overline{BY} High	*2,4	0		ns

^{*1.} Read timing characteristics during block erase and word write operations are the same as during read-onry operations. Refer to AC Characteristics for read-only operations.

^{*2.} Sampled, not 100% tested.

^{*3.} Refer to Table 4 for valid A_{IN} and D_{IN} for block erase or word write.
*4. V_{PP} should be held at V_{PPH} (and if necessary RP should be held at V_{HH}) until determination of block erase or word write success (SR.1/3/4/5=0).





- 1. V_{CC} power-up and standby.
- 2. Write block erase or word write setup.
- 3. Write block erase confirm or valid address and data.
- 4. Automated erase or program delay.
- 5. Read status register data.
- 6. Write Read Array command.

Figure 11. AC Waveform for WE-Controlled Write Operations

6.2.5 AC CHARACTERISTICS for CE-CONTROLLED WRITES OPERATION(*1)

 $V_{CC}=2.7V-3.6V$, $T_2=-25^{\circ}C$ to $+85^{\circ}C$

Sym	Parameter	Notes	Min	Max	Unit
t _{AVAV}	Write Cycle Time		150	-	ns
tPHEL	RP High Recovery to CE Going Low	*2	1		μs
twlel	WE Setup to CE Going Low		0		ns
tELEH	CE Pulse Width		70		ns
t _{PHHEH}	RP V _{HH} Setup to CE Going High	*2	100		ns
t _{SHEH}	WP V _{IH} Setup to CE Going High	*2	100		ns
tVPEH	V_{PP} Setup to \overline{CE} Going High	*2	100		ns
t _{AVEH}	Address Setup to CE Going High	*3	50		ns
tDVEH	Data Setup to CE Going High	*3	50		ns
t _{EHDX}	Data Hold from CE High		5		ns
t _{EHAX}	Address Hold from CE High		5		ns
t _{EHWH}	WE Hold from CE High		0		ns
tEHEL	CE Pulse Width High		25		ns
t _{EHRL}	CE High to RY/BY Going Low			100	ns
t _{EHGL}	Write Recovery before Read		0		ns
t _{QVVL}	V_{PP} Hold from Valid SRD, RY/ \overline{BY} High	*2,4	0		ns
t _{QVPH}	\overline{RP} V _{HH} Hold from Valid SRD, RY/ \overline{BY} High	*2,4	0		ns
t _{QVSL}	\overline{WP} V _{IH} Hold from Valid SRD, RY/ \overline{BY} High	*2,4	0		ns

NOTES:

^{*1.} In systems where \overline{CE} defines the write pulse width (within a longer \overline{WE} timing waveform), all setup, hold, and inactive WE times should be measured relative to the CE waveform.

^{*2.} Sampled, not 100% tested.

^{*3.} Refer to Table 4 for valid A_{IN} and D_{IN} for block erase or word write.
*4. V_{PP} should be held at V_{PPH} (and if necessary RP should be held at V_{HH}) until determination of block erase or word write success (SR.1/3/4/5=0).




Figure 12. AC Waveform for CE-Controlled Write Operations



6.2.6 RESET OPERATIONS




Figure 13. AC Waveform for Reset Operation

Reset AC Specifications

			V _{CC}	=2.7V	
Sym	Parameter	Notes	Min	Max	Unit
t _{PLPH}	RP Pulse Low Time		100		ns
	(If \overline{RP} is tied to V_{CC} , this			Į	
	specification is not applicable)				
t _{PLRH}	RP Low to Reset during Block	*1,2		22	μs
	Erase or Word Write				[
t _{VPH}	V _{CC} 2.7V to RP High	*3	100		ns

NOTES

- *1. If \overline{RP} is asserted while a block erase or word write operation is not executing, the reset will complete within 100ns.
- *2. A reset time, t_{PHOV} , is required from the latter of RY/ \overline{BY} or \overline{RP} going high until outputs are valid.
- *3. When the device power-up, holding \overline{RP} low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

6.2.7 BLOCK ERASE AND WORD WRITE PERFORMANCE(*3)

 V_{CC} =3.0V-3.6V, T_a =-25°C to +85°C

				V_{pp}	=3.0V-3	3.6V	
Sym	Param	eter	Notes	Min	Typ (1)	Max	Unit
t _{WHQV1}	Word Write Time	32K word block	*2		44.6		μs
t _{EHQV1}		4K word block	*2		45.9		
	Word Write Time	32K word block	*2		1.46		sec
		4Kword block	*2		0.19		
t _{WHQV2}	Block Erase Time	32K word block	*2		1.14		sec
t _{EHQV2}		4K word block	*2		0.38		
t _{WHRH1}	Word Write Suspend Read	Latency Time to			7	8	μs
t _{WHRH2}	Erase Suspend Latenc	y Time to Read			18	22	μs

NOTES:

- *2. Excludes system-level overhead.
- *3. Sampled but not 100% tested.

^{*1.} Typical values measured at T_a =+25°C and nominal voltages. Subject to change based on device characterization.

Part 3 SRAM CONTENTS

1.	Description	40
2.	Truth Table	41
3.	Block Diagram	41
4.	Absolute Maximum Ratings	42
5.	Recommended DC Operating Conditions	42
6.	DC Electrical Characteristics	42
7.	AC Electrical Characteristics	43
8.	Data Retention Characteristics	44
9.	Timing Chart	45



1.Description

The LRS1321 is a static RAM organized as $65,536 \times 16$ bit which provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

Features

P-type bulk silicon

85 ns(Max.)

45 mA(Max.)

25 mA(Max. t_{CYCLE}=200ns)

45 μA(Max.)

1.0 μ A(Max. $V_{CCDR}=3V$, $T_a=25$ °C)

2.7V to 3.6V

-25℃ to +85℃

3.Truth Table (*=H or L) S-CE S-OE S-WE S-LB S-UB I/O₈ to I/O₁₅ Supply current Mode I/O₀ to I/O₇ Н Standby High impedance High impedance Standby(I_{SR}) Read Data output L L Η L L Data output Active (I_{CC}) Н Read Data output L High impedance Active (I_{CC}) Н Read High impedance L Data output Active (I_{CC}) L L Write * L Data Input L Data Input Active (I_{CC}) L Н Write Data Input High impedance Active (I_{CC}) H L Write High impedance Data Input Active (I_{CC}) * Active (I_{CC}) Н Н * Output Disable High impedance High impedance Н Н Output Disable High impedance L High impedance Active (I_{CC}) 4.Block Diagram(V_{CC} means S-V_{CC}.) v_{∞} Αı **GND** Α2 A٥ I/Oo Аó Row Memory Memory I/O₁ А7 Decorder Аггау Аггау I/O₂ A۶ (1024×512) (1024×512) Output I/O₃ A۹ Buffers I/O₄ Aıз I/Os A14 I/O6 A15 I/O7 I/O₈ I/O9 Column I/O Column I/O 8/ I/O10 Circuit Circuit Output I/Ou Buffers Column I/O12 Decorder I/O₁₃ I/O₁₄ I/O15 Input Data WE Control LB ŪB Input ŌĒ Data Control CE Ao A3 A4 A10 A11 A12

4. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*1)	V _{cc}	-0.3 to +4.6	V
Input voltage(*1)	V _{IN}	-0.3 (*2) to V _{cc} +0.3	v
Operating temperature	Topr	-25 to +85	r
Storage temperature	T _{sig}	-65 to +125	r

Notes

- *1. The maximum applicable voltage on any pin with respect to GND.
- *2. -3.0V undershoot is allowed to the pulse width less than 30ns.

5.Recommended DC Operating Conditions

 $(T_a = -25 \, ^{\circ}\mathbb{C} \text{ to } +85 \, ^{\circ}\mathbb{C})$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	V _{cc}	2.7	3.0	3.6	V
Input voltage	V _{II}	2.2		V _{cc} +0.3	V
	V _{IL}	-0.3 (*3)		0.8	v

Note

*3. -3.0V undershoot is allowed to the pulse width less than 30ns.

6.DC Electrical Characteristics

 $(T_a = 25\% \text{ to } +85\%, V_{cc} = 2.7V \text{ to } 3.6V)$

			•		-		
Parameter	Symbol	Conditions		Min.	Typ. (*4)	Max.	Unit
Input leakage current	Iu	V _{IN} =0V to V _{CC}		-1.0		1.0	μА
Output leakage current	I _{to}	$\overline{CE}=V_{Bi}$ or $\overline{OE}=V_{IL}$ or $\overline{WE}=V_{IL}$ $V_{MO}=0V$ to V_{CC}		-1.0		1.0	μА
Operating supply	I _{ccı}	$\overline{CE}=V_{IL}, V_{IN}=V_{IL} \text{ or } V_{IH}$	t _{CYCLE} =Min I _{VO} =0mA		25	45	mA
current	I _{cc2}	$\overline{CE} \le 0.2V$ $V_{IN} = 0.2V$ or $V_{CC} = 0.2V$	t _{CYCLE} =200ns I _{IO} =0mA			25	mA
Standby	I _{SB}	Œ≧V _{cc} -0.2V			0.6	45	μА
ourron.	I _{SB1}	CE=V _{IH}				3.0	mA
Output	V _{aL}	I _{or.} =2.0mA				0.4	V
voltage	V _{OH}	I _{OH} =-1.0mA		2.4			v

Note

*4.Reference value at $T_a=25$ °C, $V_{CC}=3.0$ V

7. AC Electrical Characteristics

AC Test Conditions

Input pulse level	0.6V to 2.4V				
Input rise and fall time	5ns				
Input and Output timing Ref. level	1.4V				
Output load	1TTL+C _L (30pF) (*5)				

Note

SHARP

* 5.Including scope and jig capacitance.

Read cycle

$$(T_a = -25\% \text{ to } +85\% \text{ , } V_{CC} = 2.7V \text{ to } 3.6V$$

Parameter	Symbol	Min.	Max.	Unit	
Read cycle time	t _{RC}	85		ns	
Address access time	t _{AA}		85	ns	
Chip enable access time	t _{ACE}		85	ns	_
Byte enable access time	t _{BE}		45	ns	
Output enable to output valid	t _{OE}		45	ns	
Output hold from address change	t _{OH}	10		ns	
CE Low to output active	t _{LZ}	10		ns	
OE Low to output active	t _{ouz}	5		ns	_
LB or UB Low to output active	t _{BLZ}	5		ns	*
CE High to output in High impedance	t _{itZ}	0	40	ns	٦,
OE High to output in High impedance	t _{OHZ}	0	35	ns] ∗
LB or UB High to output active	t _{BHZ}	0	. 35		

Write cycle__

$$(T_a = -25\% \text{ to } +85\% \text{ , } V_{cc} = 2.7\text{V to } 3.6\text{V})$$

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	t _{WC}	85		ns	
Chip enable to end of write	t _{cw}	75		ns	
Address valid to end of write	t _{AW}	75		ns	
Byte select time	t _{sw}	75		ns	
Address setup time	t _{AS}	0		ns	
Write pulse width	twp	65		ns	
Write recovery time	t _{wR}	0		ns	
Input data setup time	t _{DW}	35		ns	
Input data hold time	t _{DH}	0 .		ns	
WE High to output active	t _{ow}	5		ns	*
WE Low to output in High impedance	t _{wz}	0	40	ns	*
OE High to output in High impedance	t _{OHZ}	0	35	ns	*

Note


^{*6.} Active output to High impedance and High impedance to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.


8.Data Retention Characteristics


 $(T_a = -25^{\circ}C \text{ to } +85^{\circ}C)$

				\- <u>1</u>			,
Parameter	Symbol	Conditions		Min.	Typ.(*7)	Max.	Unit
Data Retention supply voltage	V _{CCDR}	CE≥V _{CCDR} -0.2V		2.0		3.6	v
Data Retention supply current	I _{CCDR}	$\frac{V_{CCDR}=3V}{\overline{CE}} \ge V_{CCDR}-0.2V$	T _a =25℃		0.6	35	μА
Chip enable setup time	t _{CDR}			0			ns
Chip enable hold time	t _R			5			ns

^{*7} Reference value at $T_a=25^{\circ}C$








Notes

- *9. A write occurs during the overlap of a low \overline{CE} , low \overline{WE} and low \overline{UB} or low \overline{LB} .
- *10. t_{CW} is measured from the later of going low \overline{CE} to the end of write.
- *11. t_{BW} is measured from the later of going low \overline{UB} or low \overline{LB} to the end of write.
- *12. t_{AS} is measured from the address valid to the beginning of write.
- *13. t_{WR} is measured from the end of write to the address change. t_{WR} applies in case a write ends at \overline{CE} or \overline{WE} going high.
- *14. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- *15. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- *16. If \overline{CE} goes high simultaneously with \overline{WE} going high or before \overline{WE} going high, the outputs remain in high impedance state.







Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems.

Such noises, when induced onto WE signal or power supply may be interpreted as false commands, causing undesired memory updating.

To protect the data stored in the flash memory against unwanted overwriteing, systems operating with the flash memory should have the following write protect designs, as appropriate:

1) Protecting data in specific block

When a lock bit is set, the corresponding block is protected against overwriting. By using the feature, the flash memory space can be divided into the program section and data section. The master lock bit can be used to restrict block bit setting By controlling \overline{RP} , desired blocks can be locked/unlocked through the software. For further information on setting/resetting block bit and controlling of \overline{RP} , refer to the specification. (See chapter 4.9.4.10 and 6.2.7.)

2) Data protection through Vpp

When the level of Vpp is lower than VPPLK(lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.


For the lockout voltage, refer to the specifation. (See chapter 4.9 and 6.2.3.)

Data protection during voltage transion

1) Data protection thorough RP

When the RP is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.

For the details of RP control, refer to the specification. (See chapter 5.6 and 6.2.7.)



8 Package and packing specification

1. Package Outline Specification
Refer to drawing No.AA 2 0


2. Markings

2-1. Warking contents

(1) Product name :

(2) Company name : SHARP

(3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

2-2. Marking layout

Refer drawing No. AA2036

(This layout does not define the dimensions of marking character and marking position.)

3. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.

3-1 . Soldering conditions

Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering	Peak temperature of 240°C or less, duration of less than 15 seconds above 230°C. 200°C or over, duration of 30~50 seconds. Preheat temperature of 125~150°C, duration of less than 180 seconds. Temperature increase rate of 1~4°C/second.	IC package surface


3-2. Conditions for removal of residual flux

(1) Ultrasonic washing power25 Watts/liter or less(2) Washing timeTotal 1 minute maximum

(3) Solvent temperature : 15~40℃

- 4. Packing Specification (Embossed Carrier Taping Specification)

 This standard apply to the embossed carrier taping specification for ICs to be delivered from SHARP CORPORATION. SHARP's embossed carrier taping specification are generally based on those set forth by the Japanese Industrial Standard JIS C 0806 and the EIA481A.
 - 4-1. Tape Structure
 - Embossed carrier tape is made of conductive plastic. The embossed portions
 of the carrier tape are filled with IC packages and covered with a top
 covering tape to enclose them.
 - 4-2. Taping Reel and Embossed Carrier Tape Size
 - For the taping reel and embossed carrier tape sizes, refer to the attached drawings (NO.CV774 and CV755)
 - 4-3. IC Package Enclosure in Embossed Carrier Tape
 - The IC package enclosure direction in the embossed portion as it compares to the direction in which the tape is pulled is indicated by an index mark on package (Index mark indicate the NO.1 pin on package) in the attached drawing (NO. CV522).
 - 4-4. Missing IC Packages inside Embossed Carrier Tape
 - The number of missing IC packages inside the embossed carrier tape should not exceed 0.1% of the total enclosed in the tape per reel, or 1, Whichever may be larger. There should never be more than two consecutive missing IC package.
 - 4-5. Tape Joints
 - · The embossed carrier tape should not have more than one joint per reel.
 - 4-6. Peeling Strength of the Top Covering Tape
 - · Peeling strength must meet the following conditions.
 - 1) Peeling angle
 - at 165° to 180°
 - 2) Peeling speed
 - at 300mm/min.
 - 3) Peeling strength
 - at 0.2 to 0.7N(20 to 70gf)



4-7. Packing (Laminated aluminum bag)

The top covering tape (leader side) at the leading edge of the embossed carrier tape, and the trailing edge of the embossed carrier tape, shall be held in place with paper adhesive tape exceeding 30mm in length.

• The leading and trailing edges of the embossed carrier tape shall be left empty (with embossed portions not filled with IC packages), in the attached drawing (NO. CV522).

• The number of IC packages enclosed in the embossed carrier tape per reel shall, in principle, be as listed below.

Package Type	Number of IC Packages/Reel
FBGA048-P-0808	2000

4-8. Indications

- · The following shall be indicated on the taping reel and the packing case.
 - 1) Part Numger (Product Name)
 - 2) Storage Quantity
 - 3) Production Date
 - 4) Manufacture's Name (SHARP)
- 4-9. Protection While in Transit

Embossed carrier tape should be free from deformed IC leads and deterioration in electrical characteristics.

5. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

If the surface mount type package absorbs a large amount of moisture, this moisture may suddenly vaporize into steam when the entire package is heated during the reflow soldering process. This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

- 6. Storage and Opening of Dry Packing
 - 6-1. Store under conditions shown below before opening the dry packing
 - (1) Temperature range : 5~40°C
 - (2) Humidity : 80% RH or less
 - 6-2. Notes on opening the dry packing
 - (1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.

6-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

- (1) After opening the dry packing, store the ICs in an environment with a temperature of 5~25°E and a relative humidity of 60% or less.

 If doing reflow soldering once, mount ICs within 4 days after the opening. If doing reflow soldering twice, do the first mounting within 4 days after the opening and do the second mounting within 4 days after the first mounting.
- (2) To re-store the ICs for an extended period of time within 4 days after opening the dry packing, use a dry box or re-seal the ICs in the dry packing with desiccant (whoes indicater is blue), and store in an environment with a temperature of 5∼40℃ and a relative humidity of 80% or less, and mount ICs within 2 weeks.
- (3) Total period of storage after first opening and re-opening is within 4 days, and store the ICs in the same environment as section 6-3.(1).

First opening → X, →re-sealing → Y →re-opening → X₂ →mounting


ICs in dry | 5~25℃ | 5~40℃ | 5~25℃

packing | 60%RH or less | 80%RH or less | 60%RH or less

X₁+X₂: within 4 days
Y: within 2 weeks

6-4. Baking (drying) before mounting

- (1) Baking is necessary
 - (A) If the humidity indicator in the desiccant becomes pink
 - (B) If the procedure in section 6-3 could not be performed
- (2) Recommended baking conditions
 If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are 1~3 hours at 120⁺¹⁰ ℃.
 Note that the embossed carrier tape can not be baked at the above temperature. Please transfar ICs to heat resistant carrier.
- (3) Storage after baking
 After baking ICs, store the ICs in the same environment as section
 6-3.(1).




44


EMBOSS TAPING TYPE (EB)

IC TAPING DIRECTION


THE DRAWING DIRECTION OF TAPE




LEADER SIDE AND END SIDE OF TAPE




名称					備考
NAME	NAME EMBOSS TAPING TYPE (EB))	NOTE
			単位		
DRAWI	ING NO.	CV522	UNIT	mm	









LRS1321, Flash Memory, Flash, Non-Volatile Memory, Flash, ETOX Static, SRAM, RAM, Random Access Memory, Stacked Chip, Combo Chips, Combination Chip, Stack Chip