PRODUCT OVERVIEW

KS88-SERIES MICROCONTROLLERS

Samsung's KS88 series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Among the major CPU features are:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode release by interrupt
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum of four CPU clocks) can be assigned to specific interrupt levels.

KS88C2416/P2416/C2432/P2432 MICROCONTROLLER

The KS88C2416/P2416/C2432/P2432 single-chip CMOS microcontroller are fabricated using the highly advanced CMOS process, based on Samsung's newest CPU architecture.

The KS88C2416 is a microcontroller with a 16-Kbyte mask-programmable ROM embedded. The KS88C2432 is a microcontroller with a 32-Kbyte mask-programmable ROM embedded.

The KS88P2416 is a microcontroller with a 16-Kbyte one-time-programmable ROM embedded. The KS88P2432 is a microcontroller with a 32-Kbyte one-time-programmable ROM embedded.

Using a proven modular design approach, Samsung engineers have successfully developed the KS88 C2416/P2416/C2432/P2432 by integrating the following peripheral modules with the powerful SAM8 core:

- Six programmable I/O ports, including five 8-bit ports and one 5-bit port, for a total of 45 pins.
- Eight bit-programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog functions (system reset).
- Two 8-bit timer/counter and two 16-bit timer/counter with selectable operating modes.
- Watch timer for real time.
- 8-input A/D converter
- Serial I/O interface

The KS88C2416/P2416/C2432/P2432 is versatile microcontroller for camera, LCD and ADC application, etc. They are currently available in 80-pin TQFP and 80-pin QFP package

OTP

The KS88P2416/P2432 are OTP (One Time Programmable) version of the KS88C2416/C2432 microcontroller. The KS88P2416 microcontroller has an on-chip 16-Kbyte one-time-programmable EPROM instead of a masked ROM. The KS88P2432 microcontroller has an on-chip 32-Kbyte one-time-programmable EPROM instead of a masked ROM. The KS88P2416 is comparable to the KS88C2416, both in function and in pin configuration. The KS88P2432 is comparable to the KS88C2432, both in function and in pin configuration.



FEATURES

Memory

- ROM: 32-Kbyte (KS88C2432/P2432)
- ROM: 16-Kbyte (KS88C2416/P2416)
- RAM: 1056-Byte (KS88C2432/P2432, KS88C2424/P2424)
- RAM: 544-Byte (KS88C2416/P2416, KS88C2408/P2408)
- Data memory mapped I/O

Oscillation Sources

- Crystal, ceramic, RC (main)
- Crystal for subsystem clock
- Main system clock frequency 1-10 MHz (3 MHz at 1.8 V, 10 MHz at 2.7 V)
- Subsystem clock frequency: 32.768 kHz
- CPU clock divider (1/1, 1/2, 1/8, 1/16)

Two Power-Down Modes

- Idle (only CPU clock stops)
- Stop (System clock stops)

Interrupts

- 6 level 8 vector 8 internal interrupt
- 2 level 8 vector 8 external interrupt

45 I/O Pins

• 45 configurable I/O pins

Basic Timer

- Overflow signal makes a system reset.
- Watchdog function

8-Bit Timer/Counter A

- Programmable 8-bit timer
- Interval, capture, PWM mode
- Match/capture, overflow interrupt

8-Bit Timer/Counter B

- Programmable 8-bit timer
- Carrier frequency generator

16-Bit Timer/Counter 0

- Programmable 16-bit timer
- Match interrupt generates

16-Bit Timer/Counter 1

- Programmable 16-bit timer
- Interval, capture, PWM mode
- Match/capture, overflow interrupt

Watch Timer

- Real-time and interval time measurement
- Clock generation for LCD
- Four frequency outputs for buzzer sound

LCD Controller/Driver

- Maximum 16-digit LCD direct drive capability
- Display modes: static, 1/2 duty (1/2 bias)
- 1/3 duty (1/2 or 1/3 bias), 1/4 duty (1/3 bias)

A/D Converter

- Eight analog input channels
- 50 μs conversion speed at 1 MHz f_{ADC} clock
- 10-bit conversion resolution

8-Bit Serial I/O Interface

- 8-bit transmit/receive mode
- 8-bit receive mode
- LSB-first/MSB-first transmission selectable
- Internal/external clock source

Voltage Booster

- LCD display voltage supply
- S/W control en/disable
- 3.0 V drive

Voltage Detector

- Programmable detection voltage (2.2 V, 2.4 V, 3.0 V, 4.0 V)
- En/Disable S/W selectable

Instruction Execution Times

- 400 ns at 10 MHz (main)
- 122 us at 32.768 kHz (subsystem)

Operating Temperature Range

• -40 °C to 85 °C

Operating Voltage Range

• 1.8 V to 5.5 V

Package Type

- 80-pin QFP
- 80-pin TQFP

KS88C2432's ROM version device

KS88C2424 (ROM 24 Kbyte)

KS88C2416's ROM version device

• KS88C2408 (ROM 8 Kbyte)

BLOCK DIAGRAM



Figure 1-1. KS88C2416/2432 Block Diagram



PIN ASSIGNMENT



Figure 1-2. KS88C2416/2432 Pin Assignment (80-QFP)



PIN DESCRIPTIONS

Pin Names	Pin Type	Pin Description	Circuit Type	Pin Numbers ^(note)	Share Pins
P0.0–P0.7	I/O	I/O port with bit programmable pins; Schmitt trigger input or output mode selected by software; software assignable pull-up. P0.0–P0.7 can be used as inputs for external interrupts INT0–INT7 (with noise filter and interrupt control).	D-4	20–27	INT0–INT7
P1.0–1.7	I/O	I/O port with bit programmable pins; Input or output mode selected by software; Open-drain output mode can be selected by software; software assignable pull-up. Alternately P1.0–P1.7 can be used as SI, SO, SCK, BUZ, T1CAP, T1CLK, T1OUT, T1PWM	E-2	28-35	SI, SO, SCK, BUZ, T1CAP T1CLK T1OUT T1PWM
P2.0–P2.7	I/O	I/O port with bit programmable pins; normal input and AD input or output mode selected by software; software assignable pull-up.	F–10 F–18	36–42, 43	ADC0–ADC6 V _{VLDREF} (ADC7)
P3.0–P3.4	I/O	I/O port with bit programmable pins. Input or push-pull output with software assignable pull-up. Alternately P3.0–P3.3 can be used as TACAP, TACLK, TAOUT, TAPWM, TBPWM	D-2	7–11	TACAP TACLK TAOUT TAPWM TBPWM
P4.0-P4.7	I/O	I/O port with bit programmable pins. Push-pull or open drain output and input with software assignable pull-up. P4.0–P4.7 can alternately be used as outputs for LCD SEG	H–14	71–78	SEG16-SEG23
P5.0–P5.7	I/O	Have the same characteristic as port 4	H–14	79–6	SEG24–SEG31

Table 1-1. KS88C2416/2432 Pin Descriptions



Pin Names	Pin Type	Pin Description	Circuit Type	Pin Numbers ^(note)	Share Pins
ADC0–ADC6 ADC7	I	A/D converter analog input channels	F–10 F–18	36–42 43	P2.0–P2.6 P2.7
AV _{REF}	_	A/D converter reference voltage	-	44	-
AV _{SS}	_	A/D converter ground	-	45	-
INT0-INT7	I	External interrupt input pins	D-4	20–27	P0.0-P0.7
RESET	I	System reset pin (pull-up resistor: 250 kΩ)	В	19	-
TEST	Ι	0 V: Normal MCU operating 5 V: Test mode 12 V: for OTP writing	-	16	_
SDAT, SCLK	0	Serial OTP interface pins; serial data and clock	D-2	10, 11	P3.3, P3.4
V _{DD,} V _{SS} – Power (interna Writing		Power input pins for CPU operation (internal) and Power input for OTP Writing	ower input pins for CPU operation – nternal) and Power input for OTP Vriting		_
X _{OUT,} X _{IN}	-	Main oscillator pins	-	14, 15	-
SCK, SO, SI	I/O Serial I/O interface clock signal		E–2	33–35	P1.5–P1.7
V _{VLDREF} I Voltage detector reference voltage input		F–18	43	P2.7	
TACAP	I	Timer A Capture input	D-2	10	P3.3
TACLK	I	Timer A External clock input	D–2	9	P3.2
TAOUT/TAPWM	0	Timer A output and PWM output	D–2	8	P3.1
TBPWM	0	Timer B PWM output	D–2	7	P3.0
T1CAP	I	Timer 1 Capture input	E–2	28	P1.0
T1CLK	I	Timer 1 External clock input	E–2	29	P1.1
T1OUT/T1PWM	0	Timer 1 output and PWM output	E–2	30	P1.2
COM0–COM3	0	LCD common signal output	Н	51–54	-
SEG0–SEG15 O LCD segment output		Н	55–70	-	
SEG16–SEG23 O LCD segment output		H–14	71–78	P4.0-P4.7	
SEG24–SEG31	EG24–SEG31 O LCD Segment output		H–14	79–6	P5.0–P5.7
V _{LC0} –V _{LC2}	O LCD power supply		-	48–50	-
BUZ O 0.5, 1, 2 or 4 kHz frequency output for buzzer sound with 4.19 MHz main system clock or 32768 Hz subsystem clock		E-2	32	P1.4	
CA, CB	_	Capacitor terminal for voltage booster	_	46–47	_

Table 1-1. KS88C2416/2432 Pin Descriptions (Continued)



PIN CIRCUITS



Figure 1-3. Pin Circuit Type B (RESET)



Figure 1-4. Pin Circuit Type C



Figure 1-5. Pin Circuit Type D-2 (P3)



Figure 1-6. Pin Circuit Type D-4 (P0)





Figure 1-7. Pin Circuit Type E-2 (P1)







Figure 1-9. Pin Circuit Type F–18 (P2.7/VLD_{REF})



Figure 1-10. Pin Circuit Type H (SEG/COM)





Figure 1-11. Pin Circuit Type H-4



Figure 1-12. Pin Circuit Type H–14 (P4, P5)



2 ADDRESS SPACES

OVERVIEW

The KS88C2416/C2432 microcontroller has two types of address space:

- Internal program memory (ROM)
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The KS88C2416 has an internal 16-Kbyte mask-programmable ROM. The KS88C2432 has an internal 32-Kbyte mask-programmable ROM.

The 256-byte physical register space is expanded into an addressable area of 320 bytes using addressing modes.

A 16-byte LCD display register file is implemented.

There are 1,109 mapped registers in the internal register file. Of these, 1,040 are for general-purpose. (This number includes a 16-byte working register common area used as a "scratch area" for data operations, four 192-byte prime register areas, and four 64-byte areas (Set 2)). Thirteen 8-bit registers are used for the CPU and the system control, and 53 registers are mapped for peripheral controls and data registers. Twelve register locations are not mapped.



PROGRAM MEMORY (ROM)

Program memory (ROM) stores program codes or table data. The KS88C2416 has 16 Kbytes of internal maskprogrammable program memory. The KS88C2432 has 32 Kbytes of internal mask programmable program memory. The program memory address range is therefore 0H–7FFFH (see Figure 2-1).

The first 256 bytes of the ROM (0H–0FFH) are reserved for interrupt vector addresses. Unused locations in this address range can be used as normal program memory. If you use the vector address area to store a program code, be careful not to overwrite the vector addresses stored in these locations.

The ROM address at which a program execution starts after a reset is 0100H.



Figure 2-1. Program Memory Address Space



REGISTER ARCHITECTURE

In the KS88C2416/C2432 implementation, the upper 64-byte area of register files is expanded two 64-byte areas, called *set 1* and *set 2*. The upper 32-byte area of set 1 is further expanded two 32-byte register banks (bank 0 and bank 1), and the lower 32-byte area is a single 32-byte common area. In addition, set 2 is logically expanded five separately addressable register pages, page 0–page 4.

In case of KS88C2432/P2432 the total number of addressable 8-bit registers is 1122. Of these 1122 registers, 16 bytes are for CPU and system control registers, 16 bytes are for LCD data registers, 50 bytes are for peripheral control and data registers, 16 bytes are used as a shared working registers, and 1024 registers are for general-purpose use.

You can always address set 1 register locations, regardless of which of the four register pages is currently selected. Set 1 locations, however, can only be addressed using direct addressing modes.

The extension of register space into separately addressable areas (sets, banks, and pages) is supported by various addressing mode restrictions, the select bank instructions, SB0 and SB1, and the register page pointer (PP).

Specific register types and the area (in bytes) that they occupy in the register file are summarized in Table 2-1.

Register Type	Number of Bytes
General-purpose registers (including the 16-byte common working register area, four 192-byte prime register area, and four 64-byte set 2 area)	1,040
LCD data registers	16
CPU and system control registers	16
Mapped clock, peripheral, I/O control, and data registers	50
Total Addressable Bytes	1,122

Table 2-1. KS88C2432/P2432 Register Type Summary

Table 2-2. KS88C2416/P2416 Register Type Summary

Register Type	Number of Bytes
General-purpose registers (including the 16-byte common working register area, four 192-byte prime register area, and four 64-byte set 2 area)	528
LCD data registers	16
CPU and system control registers	16
Mapped clock, peripheral, I/O control, and data registers	50
Total Addressable Bytes	610





Figure 2-2. Internal Register File Organization



REGISTER PAGE POINTER (PP)

The KS88-series architecture supports the logical expansion of the physical 256-byte internal register file (using an 8-bit data bus) into as many as 16 separately addressable register pages. Page addressing is controlled by the register page pointer (PP, DFH). In the KS88C2416/C2432 microcontroller, a paged register file expansion is implemented for LCD data registers, and the register page pointer must be changed to address other pages.

After a reset, the page pointer's source value (lower nibble) and the destination value (upper nibble) are always "0000", automatically selecting page 0 as the source and destination page for register addressing.



Figure 2-3. Register Page Pointer (PP)

PROGRAMMING TIP — Using the Page Pointer for RAM clear (Page 0, Page 1)

RAMCL0	LD SRP LD CLR DJNZ	PP,#00H #0C0H R0,#0FFH @R0 R0,RAMCL0	;	Destination \leftarrow 0, Source \leftarrow 0 Page 0 RAM clear starts
	CLR	@R0	;	R0 = 00H
RAMCL1	LD LD CLR DJNZ CLR	PP,#10H R0,#0FFH @R0 R0,RAMCL1 @R0	;;	Destination \leftarrow 1, Source \leftarrow 0 Page 1 RAM clear starts R0 = 00H

NOTE: You should refer to page 6-39 and use DJNZ instruction properly when DJNZ instruction is used in your program.



REGISTER SET 1

The term set 1 refers to the upper 64 bytes of the register file, locations C0H-FFH.

The upper 32-byte area of this 64-byte space (E0H–FFH) is expanded two 32-byte register banks, *bank 0* and *bank 1*. The set register bank instructions, SB0 or SB1, are used to address one bank or the other. A hardware reset operation always selects bank 0 addressing.

The upper two 32-byte areas (bank 0 and bank 1) of set 1 (E0H–FFH) contains 50 mapped system and peripheral control registers. The lower 32-byte area contains 16 system registers (D0H–DFH) and a 16-byte common working register area (C0H–CFH). You can use the common working register area as a "scratch" area for data operations being performed in other areas of the register file.

Registers in set 1 locations are directly accessible at all times using Register addressing mode. The 16-byte working register area can only be accessed using working register addressing (For more information about working register addressing, please refer to Chapter 3, "Addressing Modes.")

REGISTER SET 2

The same 64-byte physical space that is used for set 1 locations C0H–FFH is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called set 2. For the KS88C2416/2432, the set 2 address range (C0H–FFH) is accessible on pages 0–3.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions. You can use only Register addressing mode to access set 1 locations. In order to access registers in set 2, you must use Register Indirect addressing mode or Indexed addressing mode.

The set 2 register area is commonly used for stack operations.



PRIME REGISTER SPACE

The lower 192 bytes (00H–BFH) of the KS88C2416/C2432's four 256-byte register pages is called *prime register area.* Prime registers can be accessed using any of the seven addressing modes (see Chapter 3, "Addressing Modes.")

The prime register area on page 0 is immediately addressable following a reset. In order to address prime registers on pages 0, 1, 2, or 3 you must set the register page pointer (PP) to the appropriate source and destination values.



Figure 2-4. Set 1, Set 2, Prime Area Register, and LCD Data Register Map



WORKING REGISTERS

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be seen by the programmer as one that consists of 328-byte register groups or "slices." Each slice comprises of eight 8-bit registers.

Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16-byte working register block. Using the register pointers, you can move this 16-byte register block anywhere in the addressable register file, except for the set 2 area.

The terms slice and block are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register *slice* is 8 bytes (eight 8-bit working registers, R0–R7 or R8–R15)
- One working register *block* is 16 bytes (sixteen 8-bit working registers, R0–R15)

All the registers in an 8-byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8-byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in set 1 (C0H–CFH).



Figure 2-5. 8-Byte Working Register Areas (Slices)



USING THE REGISTER POINTS

Register pointers RP0 and RP1, mapped to addresses D6H and D7H in set 1, are used to select two movable 8-byte working register slices in the register file. After a reset, they point to the working register common area: RP0 points to addresses C0H–C7H, and RP1 points to addresses C8H–CFH.

To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction. (see Figures 2-6 and 2-7).

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register pointers to select a working register space in set 2, C0H–FFH, because these locations can be accessed only using the Indirect Register or Indexed addressing modes.

The selected 16-byte working register block usually consists of two contiguous 8-byte slices. As a general programming guideline, it is recommended that RP0 point to the "lower" slice and RP1 point to the "upper" slice (see Figure 2-6). In some cases, it may be necessary to define working register areas in different (non-contiguous) areas of the register file. In Figure 2-7, RP0 points to the "upper" slice and RP1 to the "lower" slice.

Because a register pointer can point to either of the two 8-byte slices in the working register block, you can flexibly define the working register area to support program requirements.

PROGRAMMING TIP — Setting the Register Pointers

SRP	#70H	;	$RP0 \leftarrow 70H, RP1 \leftarrow 78H$
SRP1	#48H	;	$RP0 \leftarrow no change, RP1 \leftarrow 48H,$
SRP0	#0A0H	;	$RP0 \leftarrow A0H, RP1 \leftarrow no change$
CLR	RP0	;	$RP0 \leftarrow 00H, RP1 \leftarrow no change$
LD	RP1,#0F8H	;	$RP0 \leftarrow no change, RP1 \leftarrow 0F8H$



Figure 2-6. Contiguous 16-Byte Working Register Block





Figure 2-7. Non-Contiguous 16-Byte Working Register Block

PROGRAMMING TIP — Using the RPs to Calculate the Sum of a Series of Registers

Calculate the sum of registers 80H–85H using the register pointer. The register addresses from 80H through 85H contain the values 10H, 11H, 12H, 13H, 14H, and 15 H, respectively:

SRP0	#80H	; RP0 ← 80H
ADD	R0,R1	; R0 \leftarrow R0 + R1
ADC	R0,R2	; R0 \leftarrow R0 + R2 + C
ADC	R0,R3	; $R0 \leftarrow R0 + R3 + C$
ADC	R0,R4	; $R0 \leftarrow R0 + R4 + C$
ADC	R0,R5	; $R0 \leftarrow R0 + R5 + C$

The sum of these six registers, 6FH, is located in the register R0 (80H). The instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used:

ADD	80H,81H	; 80H ← (80H) + (81H)
ADC	80H,82H	; 80H \leftarrow (80H) + (82H) + C
ADC	80H,83H	; 80H \leftarrow (80H) + (83H) + C
ADC	80H,84H	; 80H \leftarrow (80H) + (84H) + C
ADC	80H,85H	; $80H \leftarrow (80H) + (85H) + C$

Now, the sum of the six registers is also located in register 80H. However, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.



REGISTER ADDRESSING

The KS88-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, you can access any location in the register file except for set 2. With working register addressing, you use a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register, and the least significant byte is always stored in the next (+1) odd-numbered register.

Working register addressing differs from Register addressing as it uses a register pointer to identify a specific 8-byte working register space in the internal register file and a specific 8-bit register within that space.



Figure 2-8. 16-Bit Register Pair





Figure 2-9. Register File Addressing



COMMON WORKING REGISTER AREA (C0H-CFH)

After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in set 1, locations C0H– CFH, as the active 16-byte working register block:

 $\text{RP0} \rightarrow \text{C0H-C7H}$

 $\text{RP1} \ \rightarrow \ \text{C8H-CFH}$

This 16-byte address range is called *common area*. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages.



Figure 2-10. Common Working Register Area



PROGRAMMING TIP — Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Examples	1. LD	0C2H,40H	; Invalid addressing mod	le!	
	Use working register addressing instead:				
	SRP LD	#0C0H R2,40H	; R2 (C2H) \rightarrow the value	in location 40H	
	2. ADD	0C3H,#45H	; Invalid addressing mod	le!	
	Use wor	king register addre	sing instead:		
	SRP ADD	#0C0H R3,#45H	; R3 (C3H) \rightarrow R3 + 45H	l	

4-BIT WORKING REGISTER ADDRESSING

Each register pointer defines a movable 8-byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0, "1" selects RP1).
- The five high-order bits in the register pointer select an 8-byte slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in Figure 2-11, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice.

Figure 2-12 shows a typical example of 4-bit working register addressing. The high-order bit of the instruction "INC R6" is "0", which selects RP0. The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).







Figure 2-11. 4-Bit Working Register Addressing



Figure 2-12. 4-Bit Working Register Addressing Example



8-BIT WORKING REGISTER ADDRESSING

You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value "1100B." This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in Figure 2-13, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address; the three low-order bits of the complete address are provided by the original instruction.

Figure 2-14 shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. Bit 4 ("1") selects RP1 and the five high-order bits in RP1 (10101B) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five address bits from RP1 and the three address bits from the instruction are concatenated to form the complete register address, 0ABH (101011B).



Figure 2-13. 8-Bit Working Register Addressing





Figure 2-14. 8-Bit Working Register Addressing Example



SYSTEM AND USER STACK

The KS88-series microcontrollers use the system stack for data storage, subroutine calls and returns. The PUSH and POP instructions are used to control system stack operations. The KS88C2416/C2432 architecture supports stack operations in the internal register file.

Stack Operations

Return addresses for procedure calls, interrupts, and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one *after* a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-15.



Figure 2-15. Stack Operations

User-Defined Stacks

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations.

Stack Pointers (SPL, SPH)

Register locations D8H and D9H contain the 16-bit stack pointer (SP) that is used for system stack operations. The most significant byte of the SP address, SP15–SP8, is stored in the SPH register (D8H), and the least significant byte, SP7–SP0, is stored in the SPL register (D9H). After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the KS88C2416/2432, the SPL must be initialized to an 8bit value in the range 00H–FFH. The SPH register is not needed and can be used as a general-purpose register, if necessary.

When the SPL register contains the only stack pointer value (that is, when it points to a system stack in the register file), you can use the SPH register as a general-purpose data register. However, if an overflow or underflow condition occurs as a result of increasing or decreasing the stack address value in the SPL register during normal stack operations, the value in the SPL register will overflow (or underflow) to the SPH register, overwriting any other data that is currently stored there. To avoid overwriting data in the SPH register, you can initialize the SPL value to "FFH" instead of "00H".



PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD	SPL,#0FFH	, , ,	$\mbox{SPL} \leftarrow \mbox{FFH}$ (Normally, the SPL is set to 0FFH by the initialization routine)
•			
•			
•			
PUSH	PP	;	Stack address 0FEH \leftarrow PP
PUSH	RP0	;	Stack address 0FDH \leftarrow RP0
PUSH	RP1	;	Stack address 0FCH \leftarrow RP1
PUSH	R3	;	Stack address 0FBH \leftarrow R3
•			
•			
•			
POP	R3	;	R3 ← Stack address 0FBH
POP	RP1	;	RP1 ← Stack address 0FCH
POP	RP0	÷	$RP0 \leftarrow Stack address 0FDH$
POP	PP	;	PP ← Stack address 0FEH



3 ADDRESSING MODES

OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RC instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The KS88-series instruction set supports seven explicit addressing modes. Not all of these addressing modes are available for each instruction. The seven addressing modes and their symbols are:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)



REGISTER ADDRESSING MODE (R)

In Register addressing mode (R), the operand value is the content of a specified register or register pair (see Figure 3-1).

Working register addressing differs from Register addressing in that it uses a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space (see Figure 3-2).



Figure 3-1. Register Addressing







INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Please note, however, that you cannot access locations C0H–FFH in set 1 using the Indirect Register addressing mode.



Figure 3-3. Indirect Register Addressing to Register File





INDIRECT REGISTER ADDRESSING MODE (Continued)

Figure 3-4. Indirect Register Addressing to Program Memory





INDIRECT REGISTER ADDRESSING MODE (Continued)

Figure 3-5. Indirect Working Register Addressing to Register File





INDIRECT REGISTER ADDRESSING MODE (Concluded)

Figure 3-6. Indirect Working Register Addressing to Program or Data Memory



INDEXED ADDRESSING MODE (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory. Please note, however, that you cannot access locations C0H–FFH in set 1 using Indexed addressing mode.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. This applies to external memory accesses only (see Figure 3-8.)

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to that base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory and for external data memory, when implemented.



Figure 3-7. Indexed Addressing to Register File



INDEXED ADDRESSING MODE (Continued)



Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset






Figure 3-9. Indexed Addressing to Program or Data Memory



DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.



Figure 3-10. Direct Addressing for Load Instructions



DIRECT ADDRESS MODE (Continued)



Figure 3-11. Direct Addressing for Call and Jump Instructions



INDIRECT ADDRESS MODE (IA)

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.

Because the Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.



SAMSUNG ELECTRONICS

RELATIVE ADDRESS MODE (RA)

In Relative Address (RA) mode, a twos-complement signed displacement between – 128 and + 127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use the Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.



Figure 3-13. Relative Addressing



IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.







4 CONTROL REGISTERS

OVERVIEW

In this chapter, detailed descriptions of the KS88C2416/C2432 control registers are presented in an easy-to-read format. You can use this chapter as a quick-reference source when writing application programs. Figure 4-1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in Part II of this manual.

Data and counter registers are not described in detail in this reference chapter. More information about all of the registers used by a specific peripheral is presented in the corresponding peripheral descriptions in Part II of this manual.

The locations and read/write characteristics of all mapped registers in the KS88C2416/C2432 register file are listed in Table 4-1. The hardware reset value for each mapped register is described in Chapter 8, "RESET and Power-Down."

Register Name	Mnemonic	Decimal	Hex	R/W
LCD control register	LCON	208	D0H	R/W
LCD mode register	LMOD	209	D1H	R/W
Interrupt pending register	INTPND	210	D2H	R/W
Basic timer control register	BTCON	211	D3H	R/W
Clock control register	CLKCON	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Register pointer 0	RP0	214	D6H	R/W
Register pointer 1	RP1	215	D7H	R/W
Stack pointer (high byte)	SPH	216	D8H	R/W
Stack pointer (low byte)	SPL	217	D9H	R/W
Instruction pointer (high byte)	IPH	218	DAH	R/W
Instruction pointer (low byte)	IPL	219	DBH	R/W
Interrupt request register	IRQ	220	DCH	R
Interrupt mask register	IMR	221	DDH	R/W
System mode register	SYM	222	DEH	R/W
Register page pointer	PP	223	DFH	R/W

Table 4-1. Set 1 Registers



Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 control High register	P0CONH	224	E0H	R/W
Port 0 control Low register	P0CONL	225	E1H	R/W
Port 0 interrupt control register	POINT	226	E2H	R/W
Port 0 interrupt pending register	P0PND	227	E3H	R/W
Port 1 control High register	P1CONH	228	E4H	R/W
Port 1 control Low register	P1CONL	229	E5H	R/W
Port 2 control High register	P2CONH	230	E6H	R/W
Port 2 control Low register	P2CONL	231	E7H	R/W
Port 3 control High register	P3CONH	232	E8H	R/W
Port 3 control Low register	P3CONL	233	E9H	R/W
Timer B data register (high byte)	TBDATAH	234	EAH	R/W
Timer B data register (low byte)	TBDATAL	235	EBH	R/W
Timer B control register	TBCON	236	ECH	R/W
Timer A control register	TACON	237	EDH	R/W
Timer A counter register	TACNT	238	EEH	R
Timer A data register	TADATA	239	EFH	R/W
Serial I/O control register	SIOCON	240	F0H	R/W
Serial I/O data register	SIODATA	241	F1H	R/W
Serial I/O pre-scale register	SIOPS	242	F2H	R/W
Oscillator control register	OSCCON	243	F3H	R/W
STOP control register	STPCON	244	F4H	R/W
Port 1 pull-up control register	P1PUP	245	F5H	R/W
Port 0 data register	P0	246	F6H	R/W
Port 1 data register	P1	247	F7H	R/W
Port 2 data register	P2	248	F8H	R/W
Port 3 data register	P3	249	F9H	R/W
Port 4 data register	P4	250	FAH	R/W
Port 5 data register	P5	251	FBH	R/W
Location	FCH is factory u	use only.		
Basic timer data register	BTCNT	253	FDH	R
External memory timing register	EMT	254	FEH	R/W
Interrupt priority register	IPR	255	FFH	R/W

Table 4-2. Set 1, Bank 0 Registers



Register Name	Mnemonic	Decimal	Hex	R/W
Locations	E0H–EBH is not	t mapped.	-	
Port 4 control High register	P4CONH	236	ECH	R/W
Port 4 control Low register	P4CONL	237	EDH	R/W
Port 5 control High register	P5CONH	238	EEH	R/W
Port 5 control Low register	P5CONL	239	EFH	R/W
Location	s F0H is factory	use only.		
Timer 0 control register	TOCON	241	F1H	R/W
Timer 0 counter register (high byte)	T0CONTH	242	F2H	R
Timer 0 counter register (low byte)	TOCONTL	243	F3H	R
Timer 0 data register (high byte)	TODATAH	244	F4H	R/W
Timer 0 data register (low byte)	TODATAL	245	F5H	R/W
Voltage level detector control register	VLDCON	246	F6H	R/W
A/D converter control register	ADCON	247	F7H	R/W
A/D converter data register (high byte)	ADDATAH	248	F8H	R/W
A/D converter data register (low byte)	ADDATAL	249	F9H	R/W
Watch timer control register	WTCON	250	FAH	R/W
Timer 1 control register	T1CON	251	FBH	R/W
Timer 1 counter register (high byte)	T1CNTH	252	FCH	R
Timer 1 counter register (low byte)	T1CNTL	253	FDH	R
Timer 1 data register (high byte)	T1DATAH	254	FEH	R/W
Timer 1 data register (low byte)	T1DATAL	255	FFH	R/W

Table 4-3. Set 1, Bank 1 Registers





Figure 4-1. Register Description Format



ADCON — A/D	Conve	erter	Contro	ol Register			F7H	Set 1	, Bank 1
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
RESET Value	<u> </u>	_	0	0	0	0	0	0	0
Read/Write		_	R/W	R/W	R/W	R	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressi	ng mode only	,				
.7	Not	used	for the k	(S88C2416/C	2432				
.6–.4	A/D	Input	: Pin Se	lection Bits					
	0	0	0 A	DC0					
	0	0	1 A	DC1					
	0	1	0 A	DC2					
	0	1	1 A	DC3					
	1	0	0 A	DC4					
	1	0	1 A	DC5					
	1	1	0 A	DC6					
	1	1	1 A	DC7					
		_							
.3	End	-of-C	onversi	on bit (read-	only)				
	0	Con	version	not complete					
	1	Con	version	complete					
.2–.1	Clo	ck So	urce Se	election Bits					
	0	0	fxx/16						
	0	1	fxx/8						
	1	0	fxx/4						
	1	1	fxx						
.0	Sta	t or E	nable E	Bit					
	0	Disa	ble ope	ration					
	1	Star	t operat	on					



BTCON — Bas	ic Time	er Co	ontro	l Re	gister			D3H		Set 1
Bit Identifier	-	7	.6	5	.5	.4	.3	.2	.1	.0
RESET Value	(0	0)	0	0	0	0	0	0
Read/Write	R/	/W	R/\	W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister	addres	sing	mode only					
.7–.4	Wat	chdo	g Tim	er Fu	Inction Di	sable Code	e (for Syst	em Reset)		
	1	0	1	0	Disable w	atchdog tir	ner functio	n		
	Othe	ərs			Enable w	atchdog tin	ner functior	1		
.3–.2	Bas	ic Tir	ner Inj	put C	lock Sele	ction Bits				
	0	0	fxx/4	096 (3)					
	0	1	fxx/1	024						
	1	0	fxx/1	28						
	1	1	fxx/1	6						
.1	Bas	ic Tir	ner Co	ounte	er Clear Bi	t (1)				
	0	No	effect							
	1	Clea	ar the b	basic	timer cour	nter value				
.0	Cloc	ck Fr	equen	cy Di	vider Clea	ar Bit for B	asic Time	r and Time	er 0 (2)	
	0	No	effect	•						
	1	Clea	ar both	clocl	k freguenc	y dividers				

NOTES:

- 1. When you write a "1" to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- 2. When you write a "1" to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".
- 3. The fxx is selected clock for system (main OSC. or sub OSC.).



CLKCON—sy	stem C	Perm Clock Control Register D4H .7 .6 .5 .4 .3 .2 .1 0 0 0 0 0 0 0 - - - R/W R/W - - Register addressing mode only Not used for the KS88C2416/C2432 O 0 fxx/16 0 1 fxx/8 4 0 fxx/0		Set 1					
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
RESET Value	()	0	0	0	0	0	0	0
Read/Write	-	-	_	_	R/W	R/W	_	_	_
Addressing Mode	Regi	ster a	addressing	mode only	,				
7 5	Net			000446/0	0.400				
.7–.5	Not	used	for the KS8	8C2416/C	2432				
.4–.3	CPU	Clo	ck (System	Clock) S	election Bi	ts ^(note)			
	0	0	fxx/16						
	0	1	fxx/8						
	1	0	fxx/2						
	1	1	fxx						

.2–.0

Not used for the KS88C2416/C2432

NOTE: After a reset, the slowest clock (divided by 16) is selected as the system clock. To select faster clock speeds, load the appropriate values to CLKCON.3 and CLKCON.4.



EMT — External	Memory Ti	ming Re	gister			FEH	Set 1, Bank 0	
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	_	_	_	_	_	_	_
Read/Write	_	_	_	_	_	-	_	_
Addressing Mode	Register a	addressing	mode only					
.7–.0	Not used	for the KS8	8C2416/C2	2432				

FLAGS — Syste	em Fla	igs R	egister				D5H		Set '
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	L	х	х	x	x	х	Х	0	0
Read/Write	R	./W	R/W	R/W	R/W	R/W	R/W	R	R/W
Addressing Mode	Reg	gister a	ddressing	mode only					
.7	Car	ry Fla	g (C)						
	0	Oper	ration does	s not gener	ate a carry	or borrow o	condition		
	1	Oper	ration gene	erates a ca	rry-out or be	orrow into h	nigh-order b	it 7	
.6	Zer	o Flag	(Z)						
	0	Oper	ation resu	lt is a non-	zero value				
	1	Oper	ation resu	lt is zero					
.5	Sig	n Flag	(S)						
	0	Oper	ation gene	erates a po	sitive numb	er (MSB =	"0")		
	1	Oper	ration gene	erates a ne	gative num	ber (MSB =	= "1")		
.4	Ove	erflow	Flag (V)						
	0	Oper	ration resu	It is $\leq +12$	$27 \text{ or } \geq -1$	28			
	1	Oper	ation resu	lt is > +12	7 or < -12	28			
.3	Dec	cimal A	Adjust Fla	g (D)					
	0	Add	operation	completed					
	1	Subt	raction op	eration con	npleted				
.2	Hal	f-Carry	/ Flag (H)						
	0	No c	arry-out of	bit 3 or no	borrow into	bit 3 by ac	dition or su	btraction	
	1	Addi	tion generation	ated carry-	out of bit 3	or subtracti	on generate	d borrow	into bit 3
.1	Fas	t Inter	rupt Statu	us Flag (Fl	S)				
	0	Inter	rupt return	(IRET) in	progress (w	hen read)			
	1	Fast	interrupt s	service rout	ine in progr	ess (when	read)		
.0	Bar	nk Add	lress Sele	ction Flag	(BA)				
	0	Bank	0 is selec	cted	()				
	1	Bank	1 is seled	cted					



MR — Interrupt	Mask Register						DDH		Set 1
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
RESET Value	,	ĸ	х	x	x	х	х	х	x
Read/Write	R/	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Regi	ister a	ddressing	mode only					
.7	Inter	rrupt l	Level 7 (IF	RQ7) Enab	le Bit; Exte	ernal Interi	upts P0.4-	-0.7	
	0	Disa	ble (mask)						
	1	Enab	ole (un-ma	sk)					
.6	Inter	rrupt l	Level 6 (IF	RQ6) Enab	le Bit; Exte	ernal Interi	upts P0.0-	-0.3	
	0	Disa	ble (mask)						
	1	Enab	ole (un-ma	sk)					
5	Into	runt	l ovol 5 (IF	205) Enab	le Rit: Wat	ch Timer (Overflow		
	0	Disa	ble (mask)				JVCIIIOW		
	1	Enab	ole (un-ma	sk)					
.4	Inter	r rupt l	Level 4 (IF	RQ4) Enab	le Bit; SIO	Interrupt			
	0	Disa	ble (mask)						
	1	Enab	ole (un-ma	sk)					
3	Inte	rrunt	l evel 3 (IF	Q3) Enab	le Bit [.] Tim	er 1 Match	/Capture c	or Overflov	v
	0	Disa	ble (mask)	(40) = 1148			, oup tui o o		<u> </u>
	1	Enab	ole (un-ma	sk)					
		I							
.2	Inte	rrupt	Level 2 (IF	RQ2) Enab	le Bit; Tim	er 0 Match	1		
	0	Disa	ble (mask)						
	1	Enab	ble (un-ma	sk)					
.1	Inter	rrupt l	Level 1 (IF	RQ1) Enab	le Bit; Tim	er B Matcl	า		
	0	Disa	ble (mask)						
	1	Enab	ole (un-ma	sk)					
0	Inte	runt	evel 0 (IF	200) Enab	le Bit [.] Tim	er & Matel	/Capture (N
		Disal	ble (mask)				" Suptuie (
	1	Enah	ble (un-ma	sk)					
	· ·								

NOTE: When an interrupt level is masked, any interrupt requests that may be issued are not recognized by the CPU.



	rrupt Pend	ling Regis	ster			D2H		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value		_	_	_	_	0	0	0
Read/Write	_	_	_	_	_	R/W	R/W	R/W
Addressing Mode	Register	addressing	mode only					
.7–.3	Not used	d for the KS8	8C2416/C	2432				
.2	Timer 1	Overflow Ir	nterrupt Pe	ending Bit				
	0 Int	errupt reque	st is not pe	nding, pend	ling bit cle	ar when wri	te 0	
	1 Inte	errupt reque	st is pendin	g				
.1	Timer 1	Match/Capt	ture Interro	upt Pendin	g Bit			
	0 Int	errupt reque	st is not pe	nding, penc	ling bit cle	ar when wri	te 0	
	1 Inte	errupt reque	st is pendin	g				
.0	Timer A	Overflow I	nterrupt Pe	ending bit				
	0 Int	errupt reque	st is not pe	nding, penc	ling bit cle	ar when wri	te 0	
	1 Inte	errupt reque	st is pendin	g				

IPH — Instruction	n Pointer (H	ligh Byte	e)	DAH .5 .4 .3 .2 .1 x x x x x /W R/W R/W R/W @ only R/W R/W R/W ress (High Byte) pointer value is the upper eight bits of the 16-bit in B). The lower byte of the IP address is located in the lower by	Set 1			
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	X	Х	Х	х	х	х	х	х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Instructio	on Pointer	Address (High Byte)				
	The high- pointer ac register ([byte instruc Idress (IP1: DBH).	ction pointe 5–IP8). The	er value is th e lower byte	ne upper ei e of the IP a	ght bits of t address is l	he 16-bit ir ocated in tl	nstruction he IPL

	n Pointer (L	ow Byte)			DBH		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	Х	х	х	х	Х	Х	Х	Х
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Instructio	on Pointer	Address (I	Low Byte)				
	The low-b pointer ac	oyte instruct dress (IP7-	tion pointer –IP0). The	value is the upper byte	e lower eig of the IP a	ht bits of th ddress is lo	e 16-bit ins ocated in th	truction e IPH

register (DAH).

SAMSUNG ELECTRONICS

IPR — Interrupt F	Priority	Reg	jister					FFH	Set 1	I, Bank 0	
Bit Identifier		.7	.6	;	.5	.4	.3	.2	.1	.0	
RESET Value		х	х		х	х	х	х	х	x	
Read/Write	R	/W	R/V	N R	/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only										
.7, .4, and .1	Pric	ority C	Control	l Bits for	Interr	upt Group	os A, B, an	d C			
	0	0 0 Group priority undefined									
	0	0	1	B > C >	A						
	0	1	0	A > B >	С						
	0	1	1	B > A >	С						
	1	0	0	C > A >	⊳ B						
	1	0	1	C > B >	A						
	1	1	0	A > C >	B						
	1	1	1	Group pr	iority u	undefined					
.6	Inte	rrupt	Subgr		riority	Control E	Bit				
	0										
	1	IRQ	/ > IR	RQ6							
.5	Inte	rrupt	Group	o C Priori	ty Co	ntrol Bit					
	0 IRQ5 > (IRQ6, IRQ7)										
	1 (IRQ6, IRQ7) > IRQ5										
.3	Inte	rrupt	Subgr	oup B Pi	riority	Control E	Bit				
	0	IRQ	3 > IR	Q4							
	1	IRQ	4 > IR	Q3							
.2	Inte	rrupt	Group	o B Priori	ty Co	ntrol Bit					
	0	IRQ	2 > (II	RQ3, IRC	(4)						
	1	(IRC	23, IRC	Q4) > IR(Q2						
.0	Inte	rrupt	Group) A Priori	ty Co	ntrol Bit					
-	0 IRQ0 > IRQ1										
	1 IRQ1 > IRQ0										



IRQ — Interrupt I	Reque	st Re	gister				DCH		Set 1
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0
RESET Value		0	0	0	0	0	0	0	0
Read/Write		R	R	R	R	R	R	R	R
Addressing Mode	Reg	gister a	ddressing	mode only					
.7	Lev	vel 7 (IF	RQ7) Requ	uest Pendi	ng Bit; Ext	ernal Inter	rupts P0.4	-0.7	
	0	Not p	ending						
	1	Pend	ling						
.6	Lev	vel 6 (II	RQ6) Requ	uest Pendi	ng Bit; Ext	ernal Inter	rupts P0.0	-0.3	
	0	Not p	ending						
	1	Pend	ling						
.5	Lev	vel 5 (IF	RQ5) Requ	uest Pendi	ng Bit; Wa	tch Timer	Overflow		
	0	Not p	ending		<u> </u>				
	1	Pend	ling						
.4	Lev 0 1	vel 4 (IF Not p Pend	R Q4) Requ bending ling	uest Pendi	ng Bit; SIC) Interrupt			
.3	Lev	vel 3 (IF	RQ3) Requ	uest Pendi	ng Bit; Tin	ner 1 Matc	h/Capture o	or Overflo	w
	0	Not p	ending						
	1	Pend	ling						
.2	Lev	vel 2 (IF	RQ2) Requ	uest Pendi	ng Bit; Tin	ner 0 Matc	h		
	0	Not p	ending						
	1	Pend	ling						
.1	Lev	vel 1 (IF	RQ1) Requ	uest Pendi	ng Bit; Tin	ner B Matc	h		
	0	Not p	pending		. .				
	1	Pend	ling						
.0	Lev	vel 0 (IF	RQ0) Requ	uest Pendi	ng Bit; Tin	ner A Matc	h/Capture	or Overflo	w
	0	Not p	ending		- ·		-		
	1	Pend	ling						
	L		-						



	Control	Regi	ster				D0H		Set 1		
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	(0	0	0	0	0	0	0	0		
Read/Write	R/	/W	R/W	R/W	R/W	_	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	ddressing	mode only							
.7	LCD	Outp	ut Segme	ent and Pir	Configura	tion Bits					
	0	0 P5.4–P5.7 I/O is selected									
	1	SEG	28–SEG3′	1 is selecte	d, P5.4–P5.	.7 I/O is di	sabled				
.6	LCD	Outp	ut Segme	ent and Pir	Configura	tion Bits					
	0 P5.0–P5.3 I/O is selected										
	1	1 SEG24–SEG27 is selected. P5.0–P5.3 I/O is disabled									
-					0	('					
.5				ent and Pir	Configura	tion Bits					
	0	P4.4	-P4.7 1/01								
		SEG	20-EG23	is selected	, F4.4-F4.7		abieu				
.4	LCD	Outp	ut Segme	ent and Pir	Configura	tion Bits					
	0	0 P4.0–P4.3 I/O is selected									
	1 SEG16–SEG19 is selected, P4.0–P4.3 I/O is disabled										
.3	Not	used f	or the KS8	38C2416/C	2432						
					_						
.2		Bias	Voltage S	Selection E	Sit						
	0	Enab	le LCD ini	tial circuit (internal bias	s voltage)					
	1	volta	ge)	Itial circuit	for external	LCD drivir	ng resister (external bia	as		
1	Volt	200 P	oostor En	abla/dicak	No Bit						
	0	Stop	voltage bo	ooster (Clo	ck stop and	cut off cur	rent charge	e path)			
	1	Run	voltage bo	oster (Cloc	k run currer	nt and turn	on charge	path)			
0) Dien	lav Contre	ol Bit							
.v	0										
	booster (Booster clock disable)										
	1	COM	and SEG	output is ir	n display mo	ode; turn d	isplay on				



-										
./	.6	.5	.4	.3	.2	.1	.0			
0	0	0	0	0	0	0	0			
_	_	R/W	R/W	R/W	R/W	R/W	R/W			
Register addressing mode only										
_CD Clo	ock (LCDCł	() Frequence	cy Selectio	on Bits						
0 0	32.768 k	, . Hz watch tin	ner clock (f	$(w)/2^9 = 64$	Hz					
0 1	32.768 k	Hz watch tin	ner clock (f	$w)/2^8 = 128$	3 Hz					
1 0 32.768 kHz watch timer clock (fw)/2 ⁷ = 256 Hz										
1 1	32.768 k	Hz watch tin	ner clock (f	w)/2 ⁶ = 512	2 Hz					
	0 – Register Not used -CD Clo 0 0 1 1 1 0 1 1	0 0 – – Register addressing Not used for the KS -CD Clock (LCDCH 0 0 32.768 k 0 1 32.768 k 1 0 32.768 k 1 1 32.768 k	0 0 0 - - R/W Register addressing mode only Not used for the KS88C2416/C2	0 0 0 0 - - R/W R/W Register addressing mode only Not used for the KS88C2416/C2432	0 0 0 0 0 0 - - R/W R/W R/W Register addressing mode only Register addressing mode only Register addressing mode only Not used for the KS88C2416/C2432 Register addressing mode only - - - Register addressing mode only - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	0 0 0 0 0 0 0 - - R/W R/W R/W R/W Register addressing mode only Register addressing mode only Register addressing mode only Not used for the KS88C2416/C2432 CD Clock (LCDCK) Frequency Selection Bits 0 0 32.768 kHz watch timer clock (fw)/2 ⁹ = 64 Hz 0 1 32.768 kHz watch timer clock (fw)/2 ⁸ = 128 Hz 1 0 32.768 kHz watch timer clock (fw)/2 ⁷ = 256 Hz 1 1 32.768 kHz watch timer clock (fw)/2 ⁶ = 512 Hz	0 0 0 0 0 0 0 0 0 - - R/W R/W R/W R/W R/W R/W Register addressing mode only Not used for the KS88C2416/C2432			

.3-	0

Duty and Bias Selection for LCD Display

				· · ·
0	х	x	х	LCD display off (COM and SEG output low)
1	0	0	0	1/4 duty, 1/3 bias
1	0	0	1	1/3 duty, 1/3 bias
1	0	1	1	1/3 duty, 1/2 bias
1	0	1	0	1/2 duty, 1/2 bias
1	1	х	х	Static

cillat	or Co	ontrol Re	gister			F3H	Set	1,Bank 0			
	.7	.6	.5	.4	.3	.2	.1	.0			
1	0	0	0	0	0	0	0	0			
	_	_	_	R/W	R/W	R/W	_	R/W			
Register addressing mode only											
Not											
Sub-system Oscillator Driving Ability Control Bit											
0 Strong driving ability											
1	Norm	nal driving a	ability								
Main Sytem Oscillator Control Bit 0 Main System Oscillator RUN											
1	Main	System O	scillator S	ТОР							
Sub	o Syste	em Oscilla	tor Contr	ol Bit							
0	Sub	system osc	illator RU	N							
1	Sub	system osc	illator ST	OP							
Not	used f	or the KS8	8C2416/C	2432							
Sys	tem C	lock Selec	tion Bit								
0	Main	oscillator s	select								
1 Subsystem oscillator select											
	Reg Not Suk 0 1 Mai 0 1 Suk 0 1 Suk 0 1 Suk 0 1 0 1 Suk 0 1	.7 0 - Register a Not used f Sub-system 0 1 Norm Main Sytem 0 1 Not used f Not used f 0 1 0 1 Nain 1 Sub System 0 1 Sub System 0 1 Sub s	Answer Answer .7 .6 0 0 - - Register addressing in Not used for the KS8 Sub-system Oscillar 0 Strong driving a 1 Normal driving a 0 Main Sytem Oscillar 0 Main System Oscillar 0 Main System Oscillar 0 Sub system oscillar 1 Sub system oscillar 0 Main oscillaror s 1 Subsystem oscillar	Anticipal Control Register .7 .6 .5 0 0 0 - - - Register addressing mode only Not used for the KS88C2416/C Sub-system Oscillator Drivin 0 0 Strong driving ability 1 Normal driving ability 1 Normal driving ability 1 Main System Oscillator Control 0 Main System Oscillator S Sub System Oscillator Control 0 0 Sub system Oscillator S Sub System Oscillator Control 0 1 Main System Oscillator S Sub System Oscillator Control 0 0 Sub system oscillator S Not used for the KS88C2416/C Not used for the KS88C2416/C Not used for the KS88C2416/C Sub system oscillator S 0 Main oscillator select 1 1 Sub system oscillator select 1 1 Sub system oscillator select 1	A .7 .6 .5 .4 0 0 0 0 - - RW Register addressing mode only Not used for the KS88C2416/C2432 Sub-system Oscillator Driving Ability C 0 Strong driving ability 1 1 Normal driving ability 1 0 Main System Oscillator Control Bit 0 0 Main System Oscillator RUN 1 1 Main System Oscillator RUN 1 1 Sub system oscillator RUN 1 1 Sub system oscillator STOP Not used for the KS88C2416/C2432 System Clock Selection Bit 0 Main oscillator select 1 1 Sub system oscillator STOP Sub system oscillator STOP	Accillator Control Register .7 .6 .5 .4 .3 0 0 0 0 0 - - - R/W R/W Register addressing mode only Not used for the KS88C2416/C2432 Sub-system Oscillator Driving Ability Control Bit 0 Strong driving ability 1 Normal driving ability 1 Normal driving ability 1 Normal driving ability Main Sytem Oscillator Control Bit 0 Main System Oscillator STOP Sub System Oscillator RUN 1 Main System oscillator STOP Not used for the KS88C2416/C2432 Not used for the KS88C2416/C2432 O Main oscillator select 1 Sub system oscillator select 1 0 Main oscillator select 1 1	F3H .7 .6 .5 .4 .3 .2 0 0 0 0 0 0 - - - R/W R/W R/W Register addressing mode only R/W R/W R/W Not used for the KS88C2416/C2432 Sub-system Oscillator Driving Ability Control Bit 0 0 Strong driving ability 1 Normal driving ability 1 Normal driving ability 1 Normal driving ability 1 Main System Oscillator Control Bit 0 Main System Oscillator STOP Sub System Oscillator Control Bit 0 Sub system oscillator STOP Not used for the KS88C2416/C2432 System Clock Selection Bit 0 Sub system oscillator STOP Not used for the KS88C2416/C2432 System Clock Selection Bit 0 Main oscillator select 1 1 Subsystem oscillator select 1	Image: cillator Control Register F3H Set .7 .6 .5 .4 .3 .2 .1 0 0 0 0 0 0 0 - - - R/W R/W R/W - Register addressing mode only R/W R/W R/W - - Not used for the KS88C2416/C2432 Sub-system Oscillator Driving Ability Control Bit 0 Strong driving ability 1 1 Normal driving ability 1 Normal driving ability - 0 Main System Oscillator Control Bit 0 - - 0 Main System Oscillator RUN 1 Main System Oscillator STOP - Sub System Oscillator STOP - - - - - 0 Sub system oscillator STOP - - - - 1 Sub system oscillator STOP - - - - - 0 Main oscillator select - - -			



Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing I	mode only							
.7–.6	P0.7	P0.7/INT7									
	0	0 0 Schmitt trigger input mode; pull-up ; interrupt on falling edge									
	0	1 Schmitt trigger input mode; interrupt on rising edge									
	1	0	Schmitt tri	gger input	mode; inter	rrupt on ris	ing or falling	g edge			
	1	1	Output mo	de, push-p	bull						
.5–.4	P0.6	5/INT6	6								
	0	0	Schmitt trigger input mode; pull-up ; interrupt on falling edge								
	0	1	Schmitt trigger input mode; interrupt on rising edge								
	1	0	Schmitt tri	gger input	mode; inter	rrupt on ris	ing or falling	g edge			
	1	1	Output mode, push-pull								
.3–.2	P0.5/INT5										
	0	0	Schmitt tri	gger input	mode; pull-	-up ; interru	ipt on falling	g edge			
	0	1	Schmitt tri	gger input	mode; inter	rrupt on ris	ing edge				
	1	0	Schmitt tri	gger input	mode; inter	rrupt on ris	ing or falling	g edge			
	1	1	Output mo	ode, push-p	bull						
.1–.0	P0.4	I/INT4	L								
	0	0	Schmitt tri	gger input	mode; pull-	-up ; interru	upt on falling	g edge			
	0	1	Schmitt tri	gger input	mode; inter	rrupt on ris	ing edge				
	1	0	Schmitt trigger input mode; interrupt on rising or falling edge								
	1	1	Output mo	ode, push-p	bull						



POCONL — Po	ort 0 Co	ntro	I Registe	er (Low E	Byte)		E1H	Set 1	l, Bank 0				
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0				
RESET Value		0	0	0	0	0	0	0	0				
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Addressing Mode	Reg	ister a	addressing	mode only									
.7–.6	P0.3	P0.3/INT3											
	0	0	Schmitt tr	igger input	mode; pull	-up ; interru	upt on fallin	g edge					
	0	0 1 Schmitt trigger input mode; interrupt on rising edge											
	1	1 0 Schmitt trigger input mode; interrupt on rising or falling edge											
	1	1	Output me	ode, push-	pull								
			_										
.5–.4	P0.2	P0.2/INT2											
	0	0	Schmitt trigger input mode; pull-up ; interrupt on falling edge										
	0	1	Schmitt tr	igger input	mode; inte	rrupt on ris	ing edge						
	1	0	Schmitt trigger input mode; interrupt on rising or falling edge										
	1	1	Output mode, push-pull										
.3–.2	P0. 1	/INT1											
	0	0	0 Schmitt trigger input mode; pull-up ; interrupt on falling edge										
	0	1	Schmitt tr	igger input	mode; inte	errupt on ris	ing edge						
	1	0	Schmitt tr	igger input	mode; inte	rrupt on ris	ing or fallin	g edge					
	1	1	Output me	ode, push-	pull								
.1–.0	P0.0)/INT()										
	0	0	Schmitt tr	igger input	mode; pull	-up ; interru	upt on fallin	g edge					
	0	1	Schmitt tr	igger input	mode; inte	errupt on ris	ing edge						
	1	0	Schmitt trigger input mode; interrupt on rising or falling edge										
	1	1	Output mode, push-pull										



POINT — Port 0	Interru	upt Co	ontrol Re	egister			E2H	Set 1	l, Bank 0	
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value		0	0	0	0	0	0	0	0	
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only									
7	P0.	7 Exte	rnal Interr	upt (INT7)	Enable Bi	t				
	0	Disa	ble interrup	ot						
	1	Enat	ole interrup	t						
5	P0.	6 Exte	rnal Interr	upt (INT6)	Enable Bi	t				
	0	Disa	ble interrup	ot j						
	1	Enat	ole interrup	t						
j	P0.	5 Exte	rnal Interr	upt (INT5)	Enable Bi	t				
	0	Disa	ble interrup	ot		-				
	1	Enat	ole interrup	t						
	P0.4	4 Exte	rnal Interr	upt (INT4)	Enable Bi	t				
	0	Disa	ble interrup	ot		-				
	1	Enat	ole interrup	t						
i	P0.	3 Exte	rnal Interr	upt (INT3)	Enable Bi	t				
	0	Disa	ble interrup	ot j						
	1	Enat	ole interrup	t						
	P0.,	2 Exte	rnal Interr	upt (INT2)	Enable Bi	t				
	0	Disa	ble interrup	ot		-				
	1	Enat	ole interrup	t						
	P0	1 Exte	rnal Interr	unt (INT1)	Enable Bi	•				
	0	Disa		ot		•				
	1	Enat	ole interrup	t						
				-						
	P0.	0 Exte	rnal Interr	upt (INT0)	Enable Bi	t				
	0	Disa	ble interrup	ot						
	1	Enat	ole interrup	t						



POPND — Port	0 Inter	rupt I	Pending	Registe	r		E3H	Set ?	I, Bank (
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	L	0	0	0	0	0	0	0	0		
Read/Write	R	./W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reę	gister a	ddressing	mode only	,						
.7	P0.	7/INT7	Interrupt	Pending I	Bit						
	0 Interrupt request is not pending, pending bit clear when write 0										
	1 Interrupt request is pending										
.6	P0.6/INT6 Interrupt Pending Bit										
	0 Interrupt request is not pending, pending bit clear when write 0										
	1	Interr	upt reque	st is pendir	ng						
5	BO	5/INIT5	Interrupt	Ponding I	2;4						
.5	FU .	Interr		st is not pe	nding pen	ding hit clea	ar when wri	to ()			
	1	Interr	upt reque	st is nendir	naing, pent						
4	DO	4/INITA	Interrupt	Ponding);4						
.4	0		upt reque	st is not pe	ndina. pena	dina bit clea	ar when wri	te 0			
	1	1 Interrupt request is pending									
.3	P0.	3/INT3	Interrupt	Pendina I	Bit						
	0	Interr	upt reque	st is not pe	nding, pend	ding bit clea	ar when wri	te 0			
	1	Interr	upt reque	st is pendir	ng						
.2	P0.	2/INT2	Interrupt	Pending I	Bit						
	0	Interr	upt reque	st is not pe	nding, pend	ding bit clea	ar when wri	te 0			
	1	Interr	upt reque	st is pendir	ng						
.1	P0.	1/INT1	Interrupt	Pending I	Bit						
	0	Interr	upt reque	st is not pe	nding, pend	ding bit clea	ar when wri	te 0			
	1	Interr	upt reque	st is pendir	ng						
.0	P0.	0/INT0	Interrupt	Pending I	Bit						
	0	Interr	upt reque	st is not pe	nding, pend	ding bit clea	ar when wri	te 0			
	1	Interr	upt reque	st is pendir	ng						



	ort 1 C	ontro	ol Regist	er (High	Byte)		E4H	Set 1	I, Bank 0		
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing	mode only	,						
.7–.6	P1.7/SI										
	0 0 Input mode (SI)										
	0 1 Output mode, open-drain										
	1	1 0 Alternative function (push-pull output)									
	1 1 Output mode, push-pull										
.5–.4	P1.6/SCK										
	0	0	Input mod	le (SCK)							
	0	1	Output mode, open-drain								
	1	0	Alternative function (SCK out)								
	1	1	Output mode, push-pull								
.3–.2	P1.5	5/SO									
	0	0	Input mod	le							
	0	1	Output mo	ode, open-	drain						
	1	0	Alternative	e function	(SO)						
	1	1	Output mo	ode, push-	pull						
.1–.0	P1.4	l/BUZ	<u>r</u>								
	0	0	Input mod	le							
	0	1	Output mo	ode, open-	drain						
	1	0	Alternative function (BUZ)								
	1	1	Output mode, push-pull								



lit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
ESET Value	(C	0	0	0	0	0	0	0		
ead/Write	R/	W/	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ddressing Mode	Reg	Register addressing mode only									
6	P1.3										
	0	0 0 Input mode									
	0	1	Output mode, open-drain								
	1	0	Alternativ	e function (push-pull c	output mode	e)				
	1	1	Output me	ode, push-j	oull						
5–.4	P1.2	P1.2/T1OUT/T1PWM									
	0	0 Input mode									
	0	1	Output mode, open-drain								
	1	0	Alternative function (T1OUT, T1PWM)								
	1	1 1 Output mode, push-pull									
2	P1.1/T1CLK										
	0	0	0 Input mode (T1CLK)								
	0	1	Output mode, open-drain								
	1	0	Alternative function (push-pull output mode)								
	1	1 Output mode, push-pull									
0			40								
0	P1.0										
	0	0									
	0			oue, open-							
	1	1					*)				
	1	1 1 Output mode, push-pull									



P1PUP — Port	1 Pull	-up C	Control R	Register			F5H	Set 1	l, Bank 0			
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0			
RESET Value	L	0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	jister a	ddressing	mode only								
.7	P1.7 Pull-up Resistor Enable Bit											
	0	Pull-	up disable									
	1	Pull-	up enable									
.6	P1.0	6 Pull-	up Resist	or Enable	Bit							
	0	Pull-	up disable									
	1	Pull-	up enable									
.5	P1.	5 Pull-	up Resist	or Enable	Bit							
	0	Pull-	up disable									
	1	Pull-	up enable									
4	P1 /	1 Pull-	un Rosist	or Enable	Rit							
	0	Pull-	up disable		Dit							
	1	Pull-	up enable									
.3	P1.3	3 Pull-	up Resist	or Enable	Bit							
	0	Pull-	up disable									
	1 Pull-up enable											
.2	P1.:	2 Pull-	up Resist	or Enable	Bit							
	0	Pull-	up disable									
	1	Pull-	up enable									
1	P1 [.]	1 Pull-	un Resist	or Enable	Rit							
	0	Pull-	un disable		Dit							
	1	1 Pull-up enable										
0	D4	יייים מ	D!(on En alata	D:4							
.0	P1.			or Enable	סונ							
	0	Pull-	up disable									
	I	Full-	up enable									



P2CONH – Po	ort 2 Co	ontro	ol Registe	er (High	Byte)	E6H	Set 1, Bank 0					
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	Register addressing mode only										
.7–.6	P2.7/VLDREF/ADC7											
	0 0 Input mode											
	0	1	Input mod	e, pull-up								
	1	0	Alternative	e function (ADC & VLI	D mode)						
	1	1	1 Output mode, push-pull									
.54	P2.6	P2.6/ADC6										
	0	0	Input mode									
	0	1	Input mode, pull-up									
	1	0	Alternative function (ADC mode)									
	1	1	Output mode, push-pull									
.3–.2	P2.5	5/ AD(C5									
	0	0 0 Input mode										
	0	1	Input mode, pull-up									
	1	0	Alternative function (ADC mode)									
	1	1	Output mode, push-pull									
.1–.0	P2.4	I/ AD	C4									
	0	0	Input mod	е								
	0	1	Input mod	e, pull-up								
	1	0	Alternative	e function (ADC mode	e)						
	1	1	Output mode, push-pull									



P2CONL – Po	rt 2 Co	ntro	l Registe	er (Low E	Byte)		E7H	E7H Set 1, B			
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	()	0	0	0	0	0	0	0		
Read/Write	R	W/	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	er addressing mode only								
.7–.6	P2.3/ADC3										
	0	0 0 Input mode									
	0	1	Input mod	de, pull-up							
	1	0	Alternativ	e function (ADC mode	e)					
	1	1 1 Output mode, push-pull									
.5–.4	P2.2/ADC2										
	0	0	Input mode								
	0	1	Input mode, pull-up								
	1	0	Alternative function (ADC mode)								
	1	1	Output mode, push-pull								
.3–.2	P2.1	/ADC	:1								
	0	0 0 Input mode									
	0	1	Input mode, pull-up								
	1	0	Alternativ	e function (ADC mode	e)					
	1	1	Output m	ode, push-j	pull						
.1–.0	P2.0	/ADC	:0								
	0	0	Input mod	de							
	0	1	Input mode, pull-up								
	1	0	Alternativ	e function (ADC mode	e)					
	1	1	Output mode, push-pull								

1

х

P3CONH – Po	ort 3 Co	ontro	l Registe	er (High	Byte)		E8H	Set 1	l, Bank 0
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0
RESET Value	()	0	0	0	0	0	0	0
Read/Write	-	_	_	_	_	_	_	R/W	R/W
Addressing Mode	Regi	ster a	addressing	mode only					
.7–.2	Not								
.1–.0	P3.4	Mod	le Selectio						
	0	0 0 Input mode							
	0	1	Input mod	le, pull-up					

Output mode, push-pull

	ort 3 Co	ontro	i Registe	er (LOW E	syte)		E9H	Set 1	, Bank C	
t Identifier		7	.6	.5	.4	.3	.2	.1	.0	
SET Value		0	0	0	0	0	0	0	0	
ead/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
ddressing Mode	Reg	ister a	addressing	mode only						
7–.6	P3.3/TACAP Mode Selection Bits									
	0	0 0 Input mode (TACAP)								
	0	1	Input mod	le, pull-up	(TACAP)					
	1	0	Output mo	ode, push-	pull					
	1	1	Output mo	ode, push-	pull					
4	P3.2	2/TAC	LK Mode S	Selection	Bits					
	0	0	Input mod	le (TACLK)					
	0	1	Input mode, pull-up							
	1	0	Output mode, push-pull							
	1	1	Output mode, push-pull							
2	P3.1	/TAC	UT/TAPW	M Mode S	election B	its				
	0	0 0 Input mode								
	0	0 1 Input mode, pull-up								
	1	1 0 Alternative function (TAOUT or TAPWM)								
	1	1	Output mo	ode, push-	pull					
.0	P3.0)/TBP	WM Mode	Selection	Bits					
	0	0	Input mod	le						
	0	1	Input mod	le, pull-up						
	1	0	Alternative	e function	(TBPWM)					
	1	1	Output mo	ode, push-	pull					



P4CONH – Po	ort 4 Co	ontro	ol Registe	ECH	Set 1, Bank 1						
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister	addressing	mode only							
7–.6	P4.7/SEG23 Mode Selection Bits										
	0	0	Input mode								
	0	1	Input mod	de, pull-up							
	1	0	Open-dra	in output m	node						
	1	1	Push-pull	output mo	de						
5–.4	P4.6)/SEC	322 Mode S	Selection I	Bits						
	0	0 0 Input mode									
	0	1	Input mode, pull-up								
	1	0	0 Open-drain output mode								
	1	1	Push-pull output mode								
3–.2	P4.5	5/SEC	321 Mode S	Selection I	Bits						
	0	0 Input mode									
	0	1 Input mode, pull-up									
	1	0	Open-dra	in output m	node						
	1	1	Push-pull	output mo	de						
1_ 0	D/ /		20 Mode 9	Selection I	Rite						
10	0				5113						
	0	1									
	1	0	Open-dra	in outout m	node						
	1	1	Push-pull output mode								
	_ '	I	i usii-puli		uc						



P4CONL - Po	ort 4 Co	ontro	l Registe	er (Low E	Byte)		EDH	Set 1	, Bank 1		
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	ister a	addressing	mode only	,						
.7–.6	P4.3/SEG19 Mode Selection Bits										
	0 0 Input mode										
	0	1	Input mod	le, pull-up							
	1	0	Open-dra	in output n	node						
	1	1	Push-pull	output mo	de						
.5–.4	P4.2	2/SEC	18 Mode S	Selection I	Bits						
	0	0	Input mode								
	0	1	Input mode, pull-up								
	1	0	Open-drain output mode								
	1	1	Push-pull output mode								
.3–.2	P4. 1	I/SEG	617 Mode S	Selection I	Bits						
	0	0	Input mod	le							
	0	1	Input mode, pull-up								
	1	0	Open-drain output mode								
	1	1	Push-pull	output mo	de						
.1–.0	P4.0)/SEC	16 Mode S	Selection I	Bits						
	0	0 Input mode									
	0	1	Input mode, pull-up								
	1	0	Open-dra	in output n	node						
	1	1	Push-pull	output mo	de						


P5CONH — Po	ort 5 Co	ontro	l Registe	er (High	Byte)		EEH	Set 1	I, Bank 1	
Bit Identifier	-	7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	-	_	_	0	0	0	0	0	0	
Read/Write	-	_	_	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Reg	Register addressing mode only								
.7–.6	P5.7	/SEG	31 Mode S	election E	Bits					
	0 0 Input mode									
	0	1	Input mod	e, pull-up						
	1	0	Open-drai	n output m	node					
	1 1 Push-pull output mode									
.5–.4	P5.6/SEG30 Mode Selection Bits									
	0	0	Input mode							
	0	1	Input mode, pull-up							
	1	0	Open-drain output mode							
	1	1	Push-pull output mode							
.3–.2	P5.5	5/ SE(G29 Mode \$	Selection	Bits					
	0	0	Input mod	е						
	0	1	Input mod	e, pull-up						
	1	0	Open-drai	n output m	node					
	1	1	Push-pull	output mo	de					
1-0	P5 4	/ SF	328 Mode 9	Selection	Bits					
	0	0	Input mod	e	2.110					
	0	1	Input mod	e, pull-up						
	1	0	Open-drai	n output m	node					
	1	1	Push-pull	output mo	de					
	L		1							



-5CONL - Po	ort 5 Co	ontro	I Registe	er (Low E	Byte)		EFH	Set 1	l, Bank 1			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	ister a	addressing	mode only								
.7–.6	P5.3	S/SEG	327 Mode S	Selection E	Bits							
	0	0	Input mod	e								
	0	1	Input mode, pull-up									
	1	0	Open-drai	in output m	node							
	1	1 1 Push-pull output mode										
.5–.4	P5.2	2/SEG	26 Mode S	Selection E	Bits							
	0	0	Input mod	le								
	0	1	Input mode, pull-up									
	1	0	Open-drain output mode									
	1	1	Push-pull output mode									
.3–.2	P5.1	/SEG	325 Mode S	Selection E	Bits							
	0	0	Input mod	e								
	0	1	Input mod	le, pull-up								
	1	0	Open-drai	in output m	node							
	1	1	Push-pull	output mo	de							
	<u> </u>	1										
.1–.0	P5.0)/SEG	324 Mode S	Selection E	Bits							
	0	0	Input mod	le								
	0	1	Input mod	le, pull-up								
	1	0	Open-drai	in output m	node							
	1	1	Push-pull	output mo	de							



PP — Register Pa	age Pointer			Set 1				
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					

Register addressing mode only

.7–.4

Destination Register Page Selection Bits

0	0	0	0	Destination: page 0
0	0	0	1	Destination: page 1
0	0	1	0	Destination: page 2
0	0	1	1	Destination: page 3
0	1	0	0	Destination: page 4

.3 – .0

Source Register Page Selection Bits

		-		-
0	0	0	0	Source: page 0
0	0	0	1	Source: page 1
0	0	1	0	Source: page 2
0	0	1	1	Source: page 3
0	1	0	0	Source: page 4

NOTE: In the KS88C2416/C2432 microcontroller, the internal register file is configured as five pages (Pages 0-4). The pages 0-3 are used for general purpose register file, and page 4 is used for LCD data register or general purpose registers.



RP0 — Register		D6H								
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	1	1	0	0	0	_	_	_		
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_		
Addressing Mode	Register a	Register addressing only								
.7–.3	Register p areas in th 8-byte reg points to a C0H–C7H	Register Pointer 0 Address Value Register pointer 0 can independently point to one of the 256-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP0 points to address C0H in register set 1, selecting the 8-byte working register slice C0H–C7H.								
.2–.0	Not used	for the KS8	8C2416/C2	2432						

RP1 — Register		Set 1								
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	1	1	0	0	1	_	_	_		
Read/Write	R/W	R/W	R/W	R/W	R/W	_	_	_		
Addressing Mode	Register a	Register addressing only								
.7 – .3	Register p areas in th 8-byte reg points to a C8H–CFH	Register Pointer 1 Address Value Register pointer 1 can independently point to one of the 256-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP1 points to address C8H in register set 1, selecting the 8-byte working register slice C8H–CFH.								
.2 – .0	Not used	for the KS8	8C2416/C	2432						



SIOCON — sic) Cont	rol Re	egister				FOH	Set 1	l, Bank (
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	L	1	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	gister ad	ddressing	mode only							
.7	SIO	Shift (Clock Sel	ection Bit							
	0 Internal clock (P.S clock)										
	1 External clock (SCK)										
.6	Dat	a Direc	tion Con	trol Bit							
	0	MSB-	first mode	9							
	1 LSB-first mode										
.5	SIO	Mode	Selectior	n Bit							
	0	Rece	ive-only m	node							
	1	Trans	smit/receiv	/e mode							
.4	Shi	ft Cloc	k Edge Se	election Bi	it						
	0	Tx at	falling edg	ges, Rx at	rising edge	S					
	1 Tx at rising edges, Rx at falling edges										
.3	SIO	Count	er Clear a	and Shift S	Start Bit						
	0	No ad	ction								
	1	Clear	3-bit cour	nter and sta	art shifting						
2	SIO	Shift (Operation	Enable B	it						
-	0	Disat	ole shifter	and clock of	counter						
	1	Enab	le shifter a	and clock c	ounter						
1	SIO	Interr	unt Enabl	o Rit							
	0	Disab	ole SIO Int	errupt							
	1	Enab	le SIO Inte	errupt							
.0	SIO	Interr	upt Pendi	ng Bit							
	0	No in	terrupt pe	nding							
	0 Clear pending condition (when write)										
	1	Interr	upt is pen	ding							

SPH — Stack Po	inter (High		Set 1						
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value	Х	х	х	х	х	х	х	Х	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only								
.7–.0	Stack Po	inter Addro	ess (High I	Byte)					
The high-byte stack pointer value is the upper eight bits of the 16-bit stack pointer address (SP15–SP8). The lower byte of the stack pointer value is located in re SPL (D9H). The SP value is undefined following a reset.									

SPL — Stack Po	inter (Low	Byte)				D9H		Set 1
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	Х	х	х	х	х	х	х	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register a	addressing	mode only					
.7–.0	Stack Po	inter Addr	ess (Low I	Byte)				
	The low-byte stack pointer value is the lower eight bits of the 16-bit stack p address (SP7–SP0). The upper byte of the stack pointer value is located in SPH (D8H). The SP value is undefined following a reset.							

STPCON – St	TPCON — Stop Control Register									
Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	0	0	0	0	0	0	0	0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode Register addressing mode only										
.7–.0	STOP Control Bits									
	10100101 Enable stop instruction									

NOTE: Before execute the STOP instruction, You must set this STPCON register as "10100101b". Otherwise the STOP instruction will not execute.

Other values

Disable stop instruction



SYM — System I	Mode F	Regis	ster				DEH		Set 1		
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	-	_	x	х	x	0	0		
Read/Write	R	/W	_	_	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	jister a	address	ing mode or	nly						
.7	Not	Not used, But you'd better keep "0"									
.6–.5	Not	Not used for the KS88C2416/C2432									
.4–.2	Fas	t Inte	rrupt L	evel Selecti	on Bits ⁽¹⁾						
	0	0	0 I	RQ0							
	0	0	1 I	RQ1							
	0	1	0 I	RQ2							
	0	1	1 I	RQ3							
	1	0	0 I	RQ4							
	1	0	1 I	RQ5							
	1	1	0 I	RQ6							
	1	1	1 I	RQ7							
.1	Fas	t Inte	rrupt E	nable Bit ⁽²⁾)						
	0	Disa	able fas	t interrupt pr	ocessina						
	1	Ena	ble fast	interrupt pro	ocessing						
•					(2)						

.0

Global Interrupt Enable Bit (3)

0	Disable all interrupt processing
1	Enable all interrupt processing

NOTES:

- 1. You can select only one interrupt level at a time for fast interrupt processing.
- 2. Setting SYM.1 to "1" enables fast interrupt processing for the interrupt level currently selected by SYM.2–SYM.4.
- 3. Following a reset, you must enable global interrupt processing by executing an EI instruction (not by writing a "1"
- to SYM.0).



TOCON — Time	er 0 Co	ntrol	Registe	r			F1H	Set 1	l, Bank 1
Bit Identifier	,	.7	.6	.5	.4	.3	.2	.1	.0
RESET Value	ı	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only	,				
.7–.5	Tim	er 0 lı	nput Clock	k Selectior	ו Bits				
	0	0	0 TBC	OF (T-FF)					
	0	1	0 fxx/2	256					
	1	0	0 fxx/6	64					
	1	1	0 fxx/8	8					
	х	х	1 fxx						
.3	Tim 0 1	Not used for the KS88C2416/C2432 Timer 0 Counter Clear Bit 0 No effect 1 Clear the timer 0 counter (when write)							
.2	Tim	er 0 C	Counter Er	hable Bit					
	0	Disa	able countir	ng operatio	n				
	1	Enal	ble countin	g operation	١				
.1	Tim	er 0 lı	nterrupt E	nable Bit					
	0	Disa	able timer 0) interrupt					
	1	Ena	ble timer 0	interrupt					
.0	Tim	er 0 lı	nterrupt P	ending Bit	:				
	0	No t	imer 0 inte	rrupt pendi	ng (when re	ead)			
	0	Clea	ar timer 0 ir	nterrupt per	nding condi	tion (when	write)		
	1	T0 ir	nterrupt is p	pending					



T1CON — Time	er 1 Co	ntrol	Regis	ter			FBH	Set 1	, Bank 1			
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0			
RESET Value		0	0	0	0	0	0	0	0			
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	ister a	addressir	ng mode only								
.7–.5	Timer 1 Input Clock Selection Bits											
	0	0	0 fx	x/1024								
	0	1	0 fx	x/256								
	1	0	0 fx	x/64								
	1	1	0 fx	x/8								
	0	0	1 fx	x/1								
	0	1	1 External clock (T1CLK) falling edge									
	1	0) 1 External clock (T1CLK) rising edge									
	1	1	1 C	ounter stop								
.4–.3	Tim	O O Interval mode										
	0	1	1 Capture mode (Capture on rising edge, counter running, OVF can occur)									
	1	0	0 Capture mode (Capture on falling edge, counter running, OV/F can occur)									
	1	1	PWM n	node (OVF &	match inte	rrupt can o	ccur)					
	<u> </u>											
.2	Timer 1 Counter Enable Bit											
	0	No e	effect									
	1	Clea	r the tim	er 1 counter	(when write	e)						
4	Tim	or 1 N	latah/Cr	nturo Intorr	unt Enable	Dit						
.1												
		0 Disable interrupt										
	1	Ena	hle interr	unt								
	1	Ena	ble interr	upt								
.0	1 	Ena er 1 C	ble interr Dverflow	upt Interrupt Ei	nable							
.0	1 Tim 0	Ena er 1 C	ble interr)verflow ble over	upt Interrupt Ei low interrupt	nable							



TACON — Time	er A Co	ontro	l Registe	er			EDH	Set 1	l, Bank 0
Bit Identifier		7	.6	.5	.4	.3	.2	.1	.0
RESET Value	<u>.</u>	0	0	0	0	0	0	0	0
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Reg	ister a	addressing	mode only					
.7–.6	Tim	er A I	nput Cloci	k Selectior	n Bits				
	0	0	fxx/1024						
	0	1	fxx/256						
	1	0	fxx/64						
	1	1	External of	clock (TACI	_K)				
.5–.4	Tim	er A (Operating	Mode Sele	ction Bits				
	0	0	Internal m	node (TAO	JT mode)				
	0	1	Capture n	node (capti	ure on risin	g edge, co	unter runnir	ng, OVF ca	n occur)
	1	0	Capture n	node (capti	ure on fallir	ng edge, co	unter runni	ng, OVF ca	an occur)
	1	1	PWM mod	de (OVF in	terrupt can	occur)			
.3	Timer A Counter Clear Bit								
	0	No e	effect						
	1	Clea	ar the timer	A counter	(when write	e)			
2	Tim	er A (Overflow Ir	nterrunt Fi	nable Rit				
-	0	Disa	able overflo	w interrupt					
	1	Ena	ble overflov	v interrupt					
.1	Tim	er A I	Match/Cap	ture Interr	upt Enable	Bit			
	0	Disa	able interrup	ot					
	1	Ena	ble interrup	t					
.0	Tim	er A I	Match/Cap	ture Interr	upt Pendir	ng Bit			
	0	No i	nterrupt per	nding					
	0	Clea	ar pending t	oit (write)					
	1	Inte	rrupt is pen	ding					



FBCON — Time	er B Co	ontro	ol Regist	er			ECH	Set 1	l, Bank 0		
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value	L	0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Addressing Mode	Reg	jister	addressing	mode only							
.7–.6	Timer B Input Clock Selection Bits										
	0	0	fxx								
	0	1	fxx/2								
	1	0	fxx/4								
	1	1	fxx/8								
.5–.4	Tim	er B	Interrupt T	ime Select	tion Bits						
	0	0	Elapsed t	ime for low	data value						
	0	1	Elapsed t	ime for high	n data value	е					
	1	0	Elapsed t	ime for low	and high d	lata values					
	1	1	Invalid se	tting							
.3	Timer B Interrupt Enable Bit										
	0 Disable Interrupt										
	1 Enable Interrupt										
2	Tim	or B	Start/Ston	Bit							
	0	Stor	o timer B	BR							
	1	1 Start timer B									
.1	Tim	er B	Mode Sele	ction Bit							
	0	One	e-shot mode	Э							
	1	Rep	eating mod	le							
.0	Tim	er B	Output flip	-flop Cont	rol Bit						
	0	T-F	F is low	-							
	1	T-F	F is high								

NOTE: fxx is selected clock for system.



VLDCON – vo	oltage	Leve	I Detecto	or Contro	er	F6H Set 1, Bar				
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0	
RESET Value		0	0	0	0	0	0	0	0	
Read/Write		_	-	_	R/W	R/W	R/W	R/W	R/W	
Addressing Mode	Register addressing mode only									
.7–.5	Not	Not used for the KS88C2416/2432								
.4	V _{IN}	Sourc	e Bit							
	0 Internal source									
	1	Exte	rnal source	1						
.3	VLE 0 1	 [′]LD Output Bit 0 V_{IN} > V_{REF} (when VLD is enabled) 1 V_{IN} < V_{REF} (when VLD is enabled) 								
.2	VLD Enable/disable Bit									
	0 Disable the VLD									
	1 Enable the VLD									
.1–.0	Detection Level Bits									
	0	0	V _{VLD} = 2.2	2 V						
	0	1	V _{VLD} = 2.4	1 V						
	1	0	V _{VLD} = 3.0) V						
	1	1	V _{VI D} = 4.0) V						



WTCON – Wa	tch Tin	ner C	Control R	egister			FAH	Set 1	I, Bank 1		
Bit Identifier		.7	.6	.5	.4	.3	.2	.1	.0		
RESET Value		0	0	0	0	0	0	0	0		
Read/Write	R	/W	R/W	R/W	R/W	R/W	R/W	R/W			
Addressing Mode	Reg	ister a	addressing	mode only							
.7	Watch Timer Clock Selection Bit										
	0	0 Main system clock divided by 2 ⁷ (fxx/128)									
	1	Sub	Sub system clock (fxt)								
.6	Wat	Watch Timer Interrupt Enable Bit									
	0	0 Disable watch timer interrupt									
	1	1 Enable watch timer interrupt									
	<u> </u>										
.5–.4	Buz	zer S	ignal Selec	ction Bits							
	0	0	0.5 kHz bi	uzzer (BUZ	Z) signal out	tput					
	0	1	1 kHz buz	zer (BUZ)	signal outp	ut					
	1	0	0 2 kHz buzzer (BUZ) signal output								
	1	1	4 kHz buz	zer (BUZ)	signal outp	ut					
.3–.2	Watch Timer Speed Selection Bits										
	0	0	0.5 s Inter	val							
	0	1	0.25 s Inte	erval							
	1	0 0.125 s Interval									
	1	1	1.955 ms	Interval							
.1	Wat	ch Ti	mer Enable	e Bit							
	0	Disa	able watch t	imer; Clea	r frequency	dividing ci	rcuits				
	1	Ena	ble watch ti	mer							
0	14/-4										
.0	vva			upt Pendir	IG BIT						
	0	inte		pending							
	1	Clea	ar pending t	bit when wi	ite						
	1	Inter	rrupt is pene	ding							



5 INTERRUPT STRUCTURE

OVERVIEW

The KS88-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8 CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called level 0–level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The KS88C2416/2432 interrupt structure recognizes eight interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are just identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR settings lets you define more complex priority relationships between different levels.

Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128 (The actual number of vectors used for KS88-series devices is always much smaller). If an interrupt level has more than one vector address, the vector priorities are set in hardware. KS88C2416/C2432 uses sixteen vectors.

Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the KS88C2416/C2432 interrupt structure, there are sixteen possible interrupt sources.

When a service routine starts, the respective pending bit should be either cleared automatically by hardware or cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method would be used to clear its respective pending bit.



INTERRUPT TYPES

The three components of the KS88 interrupt structure described before — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level (see Figure 5-1):

Type 1: One level (IRQn) + one vector (V_1) + one source (S_1)

Type 2: One level (IRQn) + one vector (V_1) + multiple sources $(S_1 - S_n)$

Type 3: One level (IRQn) + multiple vectors $(V_1 - V_n)$ + multiple sources $(S_1 - S_n, S_{n+1} - S_{n+m})$

In the KS88C2416/C2432 microcontroller, two interrupt types are implemented.

Levels	Vectors	S	ources
Type 1: IRQn -	V1		S1
			S1
Type 2: IRQn –	V1		S 2
			S 3
		L	Sn
	V1		S1
Type 3: IRQn –	V2		S 2
	V3		S 3
	L Vn	·	Sn
NOTES:		 	Sn + 1
2. In the KS88C2416	/2432 implementation,	 	Sn + 2
interrupt types 1 a	nd 3 are used.	 	Sn + m

Figure 5-1. KS88-Series Interrupt Types



KS88C2416/C2432 INTERRUPT STRUCTURE

The KS88C2416/C2432 microcontroller supports sixteen interrupt sources. All sixteen of the interrupt sources have a corresponding interrupt vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 5-2.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts. All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.

Levels	Vectors	Sources	Reset/Clear
	ЕОН ———	Timer A match/capture	H/W,S/W
IRQU —	1 егн ——	Timer A overflow	H/W,S/W
IRQ1 —	—— E4H ———	—— Timer B match	H/W
IRQ2 —	——— E6H ————	Timer 0 match	H/W,S/W
	E8H	Timer 1 match/capture	H/W,S/W
	1 ЕАН ———	Timer 1 overflow	H/W,S/W
IRQ4 —	ECH	SIO interrupt	S/W
IRQ5 —	EEH	Watch timer overflow	S/W
	F0H	P0.0 external interrupt	S/W
	F2H	P0.1 external interrupt	S/W
IRQ6 —	F4H	P0.2 external interrupt	S/W
	F6H	P0.3 external interrupt	S/W
	F8H	P0.4 external interrupt	S/W
	FAH	P0.5 external interrupt	S/W
IRQ7 —	FCH	P0.6 external interrupt	S/W
	L FEH	P0.7 external interrupt	S/W

- For example, E0H has higher priority than E2H within the level IRQ.0 the priorities within each level are set at the factory.
- 2. External interrupts are triggered by a rising or falling edge, depending on the corresponding control register setting.

Figure 5-2. KS88C2416/C2432 Interrupt Structure



INTERRUPT VECTOR ADDRESSES

All interrupt vector addresses for the KS88C2416/C2432 interrupt structure are stored in the vector address area of the internal 32-Kbyte ROM, 0H–7FFFH (see Figure 5-3).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses (Table 5-1 lists all vector addresses).

The program reset address in the ROM is 0100H.



Figure 5-3. ROM Vector Address Area



Vector	Address	Interrupt Source	Req	uest	Reset	Reset/Clear	
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W	
256	100H	Basic timer overflow	RESET	_	\checkmark		
226	E2H	Timer A overflow	IRQ0	1	\checkmark	\checkmark	
224	E0H	Timer A match/capture		0	\checkmark	\checkmark	
228	E4H	Timer B match	IRQ1	_	\checkmark		
230	E6H	Timer 0 match	IRQ2	_	\checkmark	\checkmark	
234	EAH	Timer 1 overflow	IRQ3	1	\checkmark	\checkmark	
232	E8H	Timer 1 match/capture		0	\checkmark	\checkmark	
236	ECH	SIO interrupt	IRQ4	_		\checkmark	
238	EEH	Watch timer overflow	IRQ5	_		\checkmark	
246	F6H	P0.3 external interrupt	IRQ6	3		\checkmark	
244	F4H	P0.2 external interrupt		2		\checkmark	
242	F2H	P0.1 external interrupt		1		\checkmark	
240	F0H	P0.0 external interrupt		0		\checkmark	
254	FEH	P0.7 external interrupt	IRQ7	3			
252	FCH	P0.6 external interrupt		2		\checkmark	
250	FAH	P0.5 external interrupt		1		\checkmark	
248	F8H	P0.4 external interrupt		0		\checkmark	

Table 5-1. Interrupt Vectors

NOTES:

1. Interrupt priorities are identified in inverse order: "0" is the highest priority, "1" is the next highest, and so on.

2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.



ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur according to the established priorities.

NOTE

The system initialization routine executed after a reset must always contain an EI instruction to globally enable the interrupt structure.

During the normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register.

SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Control Register	ID	R/W	Function Description
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0–IRQ7.
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The seven levels of KS88C2416/C2432 are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ2, IRQ3 and IRQ4, and group C is IRQ5, IRQ6, and IRQ7.
Interrupt request register	IRQ	R	This register contains a request pending bit for each interrupt level.
System mode register	SYM	R/W	This register enables/disables fast interrupt processing, dynamic global interrupt processing, and external interface control (An external memory interface is implemented in the KS88C2416/C2432 microcontroller).

Table 5-2. Interrupt Control Register Overview

NOTE: Before IMR register is changed to any value, all interrupts must be disable. Using DI instruction is recommended.



INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: globally or by specific interrupt level and source. The system-level control points in the interrupt structure are:

- Global interrupt enable and disable (by EI and DI instructions or by direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

NOTE

When writing an application program that handles interrupt processing, be sure to include the necessary register file address (register pointer) information.



Figure 5-4. Interrupt Function Diagram



PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by the related peripheral (see Table 5-3).

Interrupt Source	Interrupt Level	Register(s)	Location(s) in Set 1
Timer A overflow Timer A match/capture	IRQ0	TACON TACINT TADATA	EDH, bank 0 EEH, bank 0 EFH, bank 0
Timer B match	IRQ1	TBCON TBDATAH, TBDATAL	ECH, bank 0 EAH, EBH, bank 0
Timer 0 match	IRQ2	TOCON, TOCONTH TOCONTL, TODATAH TODATAL	F1H, F2H, bank 1 F3H, F4H, bank 1 F5H, bank 1
Timer 1 overflow Timer 1 match/capture	IRQ3	T1CON T1CONTH T1CONTL T1DATAH T1DATAL	FBH, bank 1 FCH, bank 1 FDH, bank 1 FEH, bank 1 FFH, bank 1
SIO interrupt	IRQ4	SIOCON SIODATA SIOPS	F0H, bank 0 F1H, bank 0 F2H, bank 0
Match timer overflow	IRQ5	WTCON	FAH, bank 1
P0.3 external interrupt P0.2 external interrupt P0.1 external interrupt P0.0 external interrupt	IRQ6	POCONL POINT POPND	E1H, bank 0 E2H, bank 0 E3H, bank 0
P0.7 external interrupt P0.6 external interrupt P0.5 external interrupt P0.4 external interrupt	IRQ7	P0CONH P0INT P0PND	E0H, bank 0 E2H, bank 0 E3H, bank 0

Table 5-3. Interrupt Source Control and Data Registers

NOTE: Because the timer 0 overflow interrupt is cleared by hardware, the T0CON register controls only the enable/disable functions. The T0CON register contains enable/disable and pending bits for the timer 0 match/capture interrupt.



SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (set 1, DEH), is used to globally enable and disable interrupt processing and to control fast interrupt processing (see Figure 5-5).

A reset clears SYM.1, and SYM.0 to "0". The 3-bit value for fast interrupt level selection, SYM.4–SYM.2, is undetermined.

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. In order to enable interrupt processing an Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation. Although you can manipulate SYM.0 directly to enable and disable interrupts during the normal operation, it is recommended to use the EI and DI instructions for this purpose.



Figure 5-5. System Mode Register (SYM)



INTERRUPT MASK REGISTER (IMR)

The interrupt mask register, IMR (set 1, DDH) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1. Bit values can be read and written by instructions using the Register addressing mode.



Figure 5-6. Interrupt Mask Register (IMR)



INTERRUPT PRIORITY REGISTER (IPR)

The interrupt priority register, IPR (set 1, bank 0, FFH), is used to set the relative priorities of the interrupt levels in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt sources are active, the source with the highest priority level is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has the priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions (see Figure 5-7):

Group A	IRQ0, IRQ1
Group B	IRQ2, IRQ3, IRQ3
Group C	IRQ5, IRQ6, IRQ7



Figure 5-7. Interrupt Request Priority Groups

As you can see in Figure 5-8, IPR.7, IPR.4, and IPR.1 control the relative priority of interrupt groups A, B, and C. For example, the setting "001B" for these bits would select the group relationship B > C > A. The setting "101B" would select the relationship C > B > A.

The functions of the other IPR bit settings are as follows:

- IPR.5 controls the relative priorities of group C interrupts.
- Interrupt group C includes a subgroup that has an additional priority relationship among the interrupt levels 5,
 6, and 7. IPR.6 defines the subgroup C relationship. IPR.5 controls the interrupt group C.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.





Figure 5-8. Interrupt Priority Register (IPR)



INTERRUPT REQUEST REGISTER (IRQ)

You can poll bit values in the interrupt request register, IRQ (set 1, DCH), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level. A "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0".

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.



Figure 5-9. Interrupt Request Register (IRQ)



INTERRUPT PENDING FUNCTION TYPES

Overview

There are two types of interrupt pending bits: one type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other that must be cleared in the interrupt service routine.

Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the KS88C2416/C2432 interrupt structure, the timer 0 overflow interrupt (IRQ0) belongs to this category of interrupts in which pending condition is cleared automatically by hardware.

Pending Bits Cleared by the Service Routine

The second type of pending bit is the one that should be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.

In the KS88C2416/C2432 interrupt structure, pending conditions for all interrupt sources, *except* the timer 0 overflow interrupt, must be cleared in the interrupt service routine.



INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

- 1. A source generates an interrupt request by setting the interrupt request bit to "1".
- 2. The CPU polling procedure identifies a pending condition for that source.
- 3. The CPU checks the source's interrupt level.
- 4. The CPU generates an interrupt acknowledge signal.
- 5. Interrupt logic determines the interrupt's vector address.
- 6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
- 7. The CPU continues polling for interrupt requests.

INTERRUPT SERVICE ROUTINES

Before an interrupt request is serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register)
- The interrupt level must have the highest priority if more than one levels are currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

When all the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
- 2. Save the program counter (PC) and status flags to the system stack.
- 3. Branch to the interrupt vector to fetch the address of the service routine.
- 4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags, setting SYM.0 to "1". It allows the CPU to process the next interrupt request.



GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM (00H–FFH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to the stack.
- 2. Push the program counter's high-byte value to the stack.
- 3. Push the FLAG register values to the stack.
- 4. Fetch the service routine's high-byte address from the vector location.
- 5. Fetch the service routine's low-byte address from the vector location.
- 6. Branch to the service routine specified by the concatenated 16-bit vector address.

NOTE

A 16-bit vector address always begins at an even-numbered ROM address within the range of 00H–FFH.

NESTING OF VECTORED INTERRUPTS

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. To do this, you must follow these steps:

- 1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
- 2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
- 3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
- 4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
- 5. Execute an IRET.

Depending on the application, you may be able to simplify the procedure above to some extent.

INSTRUCTION POINTER (IP)

The instruction pointer (IP) is adopted by all the KS88-series microcontrollers to control the optional high-speed interrupt processing feature called *fast interrupts*. The IP consists of register pair DAH and DBH. The names of IP registers are IPH (high byte, IP15–IP8) and IPL (low byte, IP7–IP0).

FAST INTERRUPT PROCESSING

The feature called *fast interrupt processing* allows an interrupt within a given level to be completed in approximately 6 clock cycles rather than the usual 16 clock cycles. To select a specific interrupt level for fast interrupt processing, you write the appropriate 3-bit value to SYM.4–SYM.2. Then, to enable fast interrupt processing for the selected level, you set SYM.1 to "1".



FAST INTERRUPT PROCESSING (Continued)

Two other system registers support fast interrupt processing:

- The instruction pointer (IP) contains the starting address of the service routine (and is later used to swap the program counter values), and
- When a fast interrupt occurs, the contents of the FLAGS register is stored in an unmapped, dedicated register called FLAGS' ("FLAGS prime").

NOTE

For the KS88C2416/C2432 microcontroller, the service routine for any one of the eight interrupt levels: IRQ0–IRQ7, can be selected for fast interrupt processing.

Procedure for Initiating Fast Interrupts

To initiate fast interrupt processing, follow these steps:

- 1. Load the start address of the service routine into the instruction pointer (IP).
- 2. Load the interrupt level number (IRQn) into the fast interrupt selection field (SYM.4–SYM.2)
- 3. Write a "1" to the fast interrupt enable bit in the SYM register.

Fast Interrupt Service Routine

When an interrupt occurs in the level selected for fast interrupt processing, the following events occur:

- 1. The contents of the instruction pointer and the PC are swapped.
- 2. The FLAG register values are written to the FLAGS' ("FLAGS prime") register.
- 3. The fast interrupt status bit in the FLAGS register is set.
- 4. The interrupt is serviced.
- 5. Assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and PC values are swapped back.
- 6. The content of FLAGS' ("FLAGS prime") is copied automatically back to the FLAGS register.
- 7. The fast interrupt status bit in FLAGS is cleared automatically.

Relationship to Interrupt Pending Bit Types

As described previously, there are two types of interrupt pending bits: One type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other that must be cleared by the application program's interrupt service routine. You can select fast interrupt processing for interrupts with either type of pending condition clear function — by hardware or by software.

Programming Guidelines

Remember that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit in the SYM register, SYM.1. Executing an EI or DI instruction globally enables or disables all interrupt processing, including fast interrupts. If you use fast interrupts, remember to load the IP with a new start address when the fast interrupt service routine ends.



CLOCK CIRCUIT

OVERVIEW

The clock frequency generated for the KS88C2416/C2432 by an external crystal can range from 1 MHz to 10 MHz. The maximum CPU clock frequency is 10 MHz. The X_{IN} and X_{OUT} pins connect the external oscillator or clock source to the on-chip clock circuit.

SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- External crystal or ceramic resonator oscillation source (or an external clock source)
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (fxx divided by 1, 2, 8, or 16)
- System clock control register, CLKCON
- Oscillator control register, OSCCON and STOP control register, STPCON



Figure 7-1. Main Oscillator Circuit (Crystal or Ceramic Oscillator)



Figure 7-2. Main Oscillator Circuit (RC Oscillator)



CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

- In Stop mode, the main oscillator is halted. Stop mode is released, and the oscillator is started, by a reset
 operation or an external interrupt (with RC delay noise filter), and can release by internal interrupt too when the
 sub-system oscillator is running and watch timer is operating with sub-system clock.
- In Idle mode, the internal clock signal is gated to the CPU, but not to interrupt structure, timers and timer/ counters. Idle mode is released by a reset or by an external or internal interrupt.



Figure 7-3. System Clock Circuit Diagram



SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in the bank 0 of set 1, address D4H. It is read/write addressable and has the following functions:

Oscillator frequency divide-by value

After the main oscillator is activated, and the fxx/16 (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed fxx/8, fxx/2, or fxx/1.



Figure 7-4. System Clock Control Register (CLKCON)













8 RESET and POWER-DOWN

SYSTEM RESET

OVERVIEW

During a power-on reset, the voltage at V_{DD} goes to High level and the RESET pin is forced to Low level. The RESET signal is input through a schmitt trigger circuit where it is then synchronized with the CPU clock. This procedure brings the KS88C2416/C2432 into a known operating status.

To allow time for internal CPU clock oscillation to stabilize, the RESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance. The minimum required time of a reset operation for oscillation stabilization is 1 millisecond.

Whenever a reset occurs during normal operation (that is, when both V_{DD} and RESET are High level), the RESET pin is forced Low level and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values

In summary, the following sequence of events occurs during a reset operation:

- All interrupt is disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0-3 and set to input mode.
- Peripheral control and data register settings are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 0100H (and 0101H) is fetched and executed.

NORMAL MODE RESET OPERATION

In normal (masked ROM) mode, the Test pin is tied to V_{SS}. A reset enables access to the 16-Kbyte on-chip ROM. (The external interface is not automatically configured).

NOTE

To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCON, *before* entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing "1010B" to the upper nibble of BTCON.


HARDWARE RESET VALUES

Table 8-1, 8-2, 8-3 list the reset values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation. The following notation is used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined after a reset.
- A dash ("-") means that the bit is either not used or not mapped, but read 0 is the bit value.

Register Name	Mnemonic	Add	ress	Bit Values After RESET								
		Dec	Hex	7	6	5	4	3	2	1	0	
LCD Control Register	LCON	208	D0H	0	0	0	0	0	0	0	0	
LCD Mode Register	LMOD	209	D1H	0	0	0	0	0	0	0	0	
Interrupt Pending Register	INTPND	210	D2H	0	0	0	0	0	0	0	0	
Basic Timer Control Register	BTCON	211	D3H	0	0	0	0	0	0	0	0	
Clock Control Register	CLKCON	212	D4H	0	0	0	0	0	0	0	0	
System Flags Register	FLAGS	213	D5H	х	х	х	х	х	х	0	0	
Register Pointer (High Byte)	RP0	214	D6H	1	1	0	0	0	_	-	_	
Register Pointer (Low Byte)	RP1	215	D7H	1	1	0	0	1	_	-	-	
Stack Pointer (High Byte)	SPH	216	D8H	х	х	х	х	х	х	х	х	
Stack Pointer (Low Byte)	SPL	217	D9H	х	х	х	х	х	х	х	х	
Instruction Pointer (High Byte)	IPH	218	DAH	х	х	х	х	х	х	х	х	
Instruction Pointer (Low Byte)	IPL	219	DBH	х	х	х	х	х	х	х	х	
Interrupt Request Register	IRQ	220	DCH	0	0	0	0	0	0	0	0	
Interrupt Mask Register	IMR	221	DDH	х	х	х	х	х	х	х	х	
System Mode Register	SYM	222	DEH	0	_	_	х	х	х	0	0	
Register Page Pointer	PP	223	DFH	0	0	0	0	0	0	0	0	

Table 8-1. KS88C2416/P2416 Set 1 Register and Values after RESET



Register Name	Mnemonic Address		Bit Values After Reset									
		Dec	Hex	7	6	5	4	3	2	1	0	
Port 0 Control High Register	P0CONH	224	E0H	0	0	0	0	0	0	0	0	
Port 0 Control Low Register	P0CONL	225	E1H	0	0	0	0	0	0	0	0	
Port 0 interrupt Control Register	POINT	226	E2H	0	0	0	0	0	0	0	0	
Port 0 interrupt Pending Register	P0PND	227	E3H	0	0	0	0	0	0	0	0	
Port 1 Control High Register	P1CONH	228	E4H	0	0	0	0	0	0	0	0	
Port 1 Control Low Register	P1CONL	229	E5H	0	0	0	0	0	0	0	0	
Port 2 Control High Register	P2CONH	230	E6H	0	0	0	0	0	0	0	0	
Port 2 Control Low Register	P2CONL	231	E7H	0	0	0	0	0	0	0	0	
Port 3 Control High Register	P3CONH	232	E8H	0	0	0	0	0	0	0	0	
Port 3 Control Low Register	P3CONL	233	E9H	0	0	0	0	0	0	0	0	
Timer B Data Register (High Byte)	TBDATAH	234	EAH	1	1	1	1	1	1	1	1	
Timer B Data Register (Low Byte)	TBDATAL	235	EBH	1	1	1	1	1	1	1	1	
Timer B Control Register	TBCON	236	ECH	0	0	0	0	0	0	0	0	
Timer A Control Register	TACON	237	EDH	0	0	0	0	0	0	0	0	
Timer A Counter Register	TACNT	238	EEH	0	0	0	0	0	0	0	0	
Timer A Data Register	TADATA	239	EFH	1	1	1	1	1	1	1	1	
Serial I/O Control Register	SIOCON	240	F0H	0	0	0	0	0	0	0	0	
Serial I/O Data Register	SIODATA	241	F1H	0	0	0	0	0	0	0	0	
Serial I/O Pre-scale Register	SIOPS	242	F2H	0	0	0	0	0	0	0	0	
Oscillator Control Register	OSCCON	243	F3H	0	0	0	0	0	0	0	0	
STOP Control Register	STPCON	244	F4H	0	0	0	0	0	0	0	0	
Port 1 Pull-up Control Register	P1PUP	245	F5H	0	0	0	0	0	0	0	0	
Port 0 Data Register	P0	246	F6H	0	0	0	0	0	0	0	0	
Port 1 Data Register	P1	247	F7H	0	0	0	0	0	0	0	0	
Port 2 Data Register	P2	248	F8H	0	0	0	0	0	0	0	0	
Port 3 Data Register	P3	249	F9H	_	_	-	0	0	0	0	0	
Port 4 Data Register	P4	250	FAH	0	0	0	0	0	0	0	0	
Port 5 Data Register	P5	251	FBH	0	0	0	0	0	0	0	0	
Location FCH is factory use only.												
Basic Timer Data Register	BTCNT	253	FDH	0	0	0	0	0	0	0	0	
External Memory Timing Register	EMT	254	FEH	0	_	-	-	_	_	_	-	
Interrupt Priority Register	IPR	255	FFH	х	х	х	х	х	х	х	х	

Table 8-2. KS88C2416/P2416 Set 1, Bank 0 Register Values after RESET



Register Name	Mnemonic Address			Bit Values After Reset								
		Dec	Hex	7	6	5	4	3	2	1	0	
Port 4 control High register	P4CONH	236	ECH	0	0	0	0	0	0	0	0	
Port 4 control Low register	P4CONL	237	EDH	0	0	0	0	0	0	0	0	
Port 5 Control High Register	P5CONH	238	EEH	0	0	0	0	0	0	0	0	
Port 5 Control Low Register	P5CONL	239	EFH	0	0	0	0	0	0	0	0	
	Locations F0H	is facto	ry use o	nly.								
Timer 0 Control Register	T0CON	241	F1H	0	0	0	0	0	0	0	0	
Timer 0 Counter Register (High Byte)	T0CNTH	242	F2H	0	0	0	0	0	0	0	0	
Timer 0 Counter Register (Low Byte)	TOCNTL	243	F3H	0	0	0	0	0	0	0	0	
Timer 0 Data Register (High Byte)	TODATAH	244	F4H	1	1	1	1	1	1	1	1	
Timer 0 Data Register (Low Byte)	T0DATAL	245	F5H	1	1	1	1	1	1	1	1	
Voltage Level Detector Control Register	VLDCON	246	F6H	0	0	0	0	0	0	0	0	
AD Converter Control Register	ADCON	247	F7H	0	0	0	0	0	0	0	0	
AD Converter Data Register (High Byte)	ADDATAH	248	F8H	0	0	0	0	0	0	0	0	
AD Converter Data Register (Low Byte)	ADDATAL	249	F9H	0	0	0	0	0	0	0	0	
Watch Timer Control Register	WTCON	250	FAH	0	0	0	0	0	0	0	0	
Timer 1 Control Register	T1CON	251	FBH	0	0	0	0	0	0	0	0	
Timer 1 Counter Register (High Byte)	T1CNTH	252	FCH	0	0	0	0	0	0	0	0	
Timer 1 Counter Register (Low Byte)	T1CNTL	253	FDH	0	0	0	0	0	0	0	0	
Timer 1 Data Register (High Byte)	T1DATAH	254	FEH	1	1	1	1	1	1	1	1	
Timer 1 Data Register (Low Byte)	T1DATAL	255	FFH	1	1	1	1	1	1	1	1	

Table 8-3. KS88C2416/P2416 Set 1, Bank 1 Register Values after RESET



POWER-DOWN MODES

STOP MODE

Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than $3 \mu A$. All system functions stop when the clock "freezes", but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a reset or by interrupts,

NOTE

Do not use stop mode if you are using an external clock source because X_{IN} input must be restricted internally to V_{SS} to reduce current leakage.

Using RESET to Release Stop Mode

Stop mode is released when the RESET signal is released and returns to high level: all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. A reset operation automatically selects a slow clock fxx/16 because CLKCON.3 and CLKCON.4 are cleared to '00B'. After the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100H (and 0101H)

Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop mode. Which interrupt you can use to release Stop mode in a given situation depends on the microcontroller's current internal operating mode. The external interrupts in the KS88C2416/C2432 interrupt structure that can be used to release Stop mode are:

- External interrupts P0.0-P0.7 (INT0-INT7)

Please note the following conditions for Stop mode release:

- If you release Stop mode using an external interrupt, the current values in system and peripheral control
 registers are unchanged.
- If you use an internal or external interrupt for stop mode release, you can also program the duration of the
 oscillation stabilization interval. To do this, you must make the appropriate control and clock settings before
 entering stop mode.
- When the Stop mode is released by external interrupt, the CLKCON.4 and CLKCON.3 bit-pair setting remains unchanged and the currently selected clock value is used.
- The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service
 routine, the instruction immediately following the one that initiated Stop mode is executed.

USING AN INTERNAL INTERRUPT TO RELEASE STOP MODE

Activate any enabled interrupt, causing stop mode to be released. Other things are same as using external interrupt.



IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In idle mode, CPU operations are halted while some peripherals remain active. During idle mode, the internal clock signal is gated away from the CPU, but all peripherals timers remain active. Port pins retain the mode (input or output) they had at the time idle mode was entered.

There are two ways to release idle mode:

- 1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the slow clock fxx/16 because CLKCON.4 and CLKCON.3 are cleared to '00B'. If interrupts are masked, a reset is the only way to release idle mode.
- 2. Activate any enabled interrupt, causing idle mode to be released. When you use an interrupt to release idle mode, the CLKCON.4 and CLKCON.3 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt (IRET) occurs, the instruction immediately following the one that initiated idle mode is executed.



9 I/O PORTS

OVERVIEW

The KS88C2416/C2432 microcontroller has two nibble-programmable and four bit-programmable I/O ports, P0–P5. The port 3 is a 5-bit port and the others are 8-bit ports. This gives a total of 45 I/O pins. Each port can be flexibly configured to meet application design requirements. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required.

Table 9-1 gives you a general overview of the KS88C2416/C2432 I/O port functions.

Port	Configuration Options
0	1-bit programmable I/O port. Schmitt trigger input or output mode selected by software; software assignable pull-up. P0.0–P0.7 can be used as inputs for external interrupts INT0–INT7 (with noise filter and interrupt control).
1	1-bit programmable I/O port. Input or output mode selected by software; open-drain output mode can be selected by software; software assignable pull-up. Alternately P1.0–P1.7 can be used as SI, SO, SCK, BUZ, T1CAP, T1CLK, T1OUT, T1PWM.
2	1-bit programmable I/O port. Normal input and AD input or output mode selected by software; software assignable pull-up.
3	1-bit programmable I/O port. Input or push-pull output with software assignable pull-up. Alternately P3.0–P3.3 can be used as TACAP, TACLK, TAOUT, TAPWM, TBPWM.
4	1-bit programmable I/O port. Push-pull or open drain output and input with software assignable pull-up. P4.0–P4.7 can alternately be used as outputs for LCD SEG.
5	Have the same characteristic as port 4

Table 9-1. KS88C2416/C2432 Port Configuration Overview



PORT DATA REGISTERS

Table 9-2 gives you an overview of the register locations of all four KS88C2416/C2432 I/O port data registers. Data registers for ports 0, 1, 2, 3, 4, and 5 have the general format shown in Figure 9-1.

Register Name	Mnemonic	Decimal	Hex	Location	R/W
Port 0 data register	P0	246	F6H	Set 1, Bank 0	R/W
Port 1 data register	P1	247	F7H	Set 1, Bank 0	R/W
Port 2 data register	P2	248	F8H	Set 1, Bank 0	R/W
Port 3 data register	P3	249	F9H	Set 1, Bank 0	R/W
Port 4 data register	P4	250	FAH	Set 1, Bank 0	R/W
Port 5 data register	P5	251	FBH	Set 1, Bank 0	R/W

Table 9-2. Port Data Register Summary



Port 0 is an 8-bit I/O Port that you can use two ways:

- General-purpose I/O
- External interrupt inputs for INT0–INT7

Port 0 is accessed directly by writing or reading the port 0 data register, P0 at location F6H in set 1, bank 0.

Port 0 Control Register (P0CONH, P0CONL)

Port 0 pins are configured individually by bit-pair settings in two control registers located in set 1, bank 0: P0CONL (low byte, E1H) and P0CONH (high byte, E0H).

When you select output mode, a push-pull circuit is automatically configured. In input mode, three different selections are available:

- Schmitt trigger input with interrupt generation on falling signal edges.
- Schmitt trigger input with interrupt generation on rising signal edges.
- Schmitt trigger input with interrupt generation on falling/rising signal edges.

Port 0 Interrupt Enable and Pending Registers (P0INT, P0PND)

To process external interrupts at the port 0 pins, two additional control registers are provided: the port 0 interrupt enable register P0INT (E2H, set 1, bank 0) and the port 0 interrupt pending register P0PND (E3H, set 1, bank 0).

The port 0 interrupt pending register P0PND lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the P0PND register at regular intervals.

When the interrupt enable bit of any port 0 pin is "1", a rising or falling signal edge at that pin will generate an interrupt request. The corresponding P0PND bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding P0PND bit.









Figure 9-2. Port 0 Low-Byte Control Register (P0CONL)





Figure 9-3. Port 0 Interrupt Control Register (P0INT)



Figure 9-4. Port 0 Interrupt Pending Register (P0PND)



Port 1 is an 8-bit I/O port with individually configurable pins. Port 1 pins are accessed directly by writing or reading the port 1 data register, P1 at location F7H in set 1, bank 0. P1.0–P1.7 can serve inputs, as outputs (push pull or open-drain) or you can configure the following alternative functions:

- Low-byte pins (P1.0-P1.3): T1CAP, T1CLK, T1OUT, T1PWM
- High-byte pins (P1.4-P1.7): SCK, SI, SO and BUZ

Port 1 Control Register

Port 1 has two 8-bit control registers: P1CONH for P1.4–P1.7 and P1CONL for P1.0–P1.3. A reset clears the P1CONH and P1CONL registers to "00H", configuring all pins to input mode. You use control registers settings to select input or output mode (push-pull or open drain) and enable the alternative functions.

When programmin the port, please remember that any alternative peripheral I/O function you configure using the port 1 control registers must also be enabled in the associated peripheral module.

Port 1 Pull-up Resistor Enable Register (P1PUP)

Using the port 1 pull-up resistor enable register, P1PUP (F5H, set 1, bank 0), you can configure pull-up resistors to individual port 1 pins.



Figure 9-5. Port 1 High-Byte Control Register (P1CONH)





Figure 9-6. Port 1 Low-Byte Control Register (P1CONL)



Figure 9-7. Port 1 Pull-up Control Register (P1PUP)



Port 2 is an 8-bit I/O port that can be used for general-purpose I/O as A/D converter inputs, ADC0–ADC7. The pins are accessed directly by writing or reading the port 2 data register, P2 at location F8H in set 1, bank 0.

To individually configure the port 2 pins P2.0–P2.7, you make bit-pair settings in two control registers located in set 1, bank 0: P2CONL (low byte, E7H) and P2CONH (high byte, E6H). In input mode, ADC or external reference voltage input are also available.

Port 2 Control Registers

Two 8-bit control registers are used to configure port 2 pins: P2CONL (E7H, set 1, Bank 0) for pins P2.0–P2.3 and P2CONH (E6H, set 1, Bank 0) for pins P2.4–P2.7. Each byte contains four bit-pairs and each bit-pair configures one port 2 pin. The P2CONH and the P2CONL registers also control the alternative functions.



Figure 9-8. Port 2 High-Byte Control Register (P2CONH)





Figure 9-9. Port 2 Low-Byte Control Register (P2CONL)



Port 3 is an 5-bit I/O port with individually configurable pins. Port 3 pins are accessed directly by writing or reading the port 3 data register, P3 at location F9H in set 1, bank 0. P3.0–P3.3 can serve as inputs (with or without pull-ups), as push-pull outputs, or you can configure the following alternative functions:

- TACAP, TACLK, TAOUT, TAPWM and TBPWM

Port 3 Control Registers

Port 3 has two 8-bit control registers: P3CONH for P3.4 and P3CONL for P3.0–P3.3. A reset clears the P3CONH and P3CONL registers to "00H", configuring all pins to input mode. You use control registers settings to select input or output mode, enable pull-up resistors, and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 3 control registers must also be enabled in the associated peripheral module.



Figure 9-10. Port 3 Control High Register (P3CONH)





Figure 9-11. Port 3 Control Low Register (P3CONL)



Port 4 is an 8-bit I/O port with individually configurable pins. Port 4 pins are accessed directly by writing or reading the port 4 data register, P4 at location FAH in set 1, bank 0. P4.0–P4.7 can serve as inputs (with or without pull-ups), as output (open drain or push-pull). And, they can serve as segment pins for LCD, also.

Port 4 Control Registers

Port 4 has two 8-bit control registers: P4CONH for P4.4–P4.7 and P4CONL for P4.0–P4.3. A reset clears the P4CONH and P4CONL registers to "00H", configuring all pins to input mode.



Figure 9-12. Port 4 High-Byte Control Register (P4CONH)





Figure 9-13. Port 4 Low-Byte Control Register (P4CONL)



Port 5 is an 8-bit I/O port with individually configurable pins. Port 5 pins are accessed directly by writing or reading the port 5 data register, P5 at location FBH in set 1, bank 0. P5.0–P5.7 can serve as inputs (with without pull-ups), as output (open drain or push-pull). And, they can serve as segment pins for LCD also.

Port 5 Control Registers

Port 5 has two 8-bit control registers: P5CONH for P5.4–P5.7 and P5CONL for P5.0–P5.3. A reset clears the P5CONH and P5CONL registers to "00H", configuring all pins to input mode.



Figure 9-14. Port 5 High-Byte Control Register (P5CONH)





Figure 9-15. Port 5 Low-Byte Control Register (P5CONL)



10 BASIC TIMER

OVERVIEW

KS88C2416/C2432 has an 8-bit basic timer .

BASIC TIMER (BT)

You can use the basic timer (BT) in two different ways:

- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction, or
- To signal the end of the required oscillation stabilization interval after a reset or a Stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (fxx divided by 4096, 1024, 128, or 16) with multiplexer
- 8-bit basic timer counter, BTCNT (set 1, Bank 0, FDH, read-only)
- Basic timer control register, BTCON (set 1, D3H, read/write)

BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in set 1, address D3H, and is read/write addressable using Register addressing mode.

A reset clears BTCON to "00H". This enables the watchdog function and selects a basic timer clock frequency of fxx/4096. To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7–BTCON.4.

The 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH), can be cleared at any time during the normal operation by writing a "1" to BTCON.1. To clear the frequency dividers, write a "1" to BTCON.0.





Figure 10-1. Basic Timer Control Register (BTCON)



BASIC TIMER FUNCTION DESCRIPTION

Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to "00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

The MCU is reseted whenever a basic timer counter overflow occurs, During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occuring, To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during the normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval after a reset or when stop mode has been released by an external interrupt.

In stop mode, whenever a reset or an external interrupt occurs, the oscillator starts.. The BTCNT value then starts increasing at the rate of fxx/4096 (for reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT.4 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume the normal operation.

In summary, the following events occur when stop mode is released:

- 1. During the stop mode, a power-on reset or an external interrupt occurs to trigger the Stop mode release and oscillation starts.
- 2. If a power-on reset occurred, the basic timer counter will increase at the rate of fxx/4096. If an interrupt is used to release stop mode, the BTCNT value increases at the rate of the preset clock source.
- 3. Clock oscillation stabilization interval begins and continues until bit 4 of the basic timer counter overflows.
- 4. When a BTCNT.4 overflow occurs, the normal CPU operation resumes.





Figure 10-2. Basic Timer Block Diagram



11 8-BIT TIMER A/B

8-BIT TIMER A

OVERVIEW

The 8-bit timer A is an 8-bit general-purpose timer/counter. Timer A has three operating modes, one of which you select using the appropriate TACON setting:

- Interval timer mode (Toggle output at TAOUT pin)
- Capture input mode with a rising or falling edge trigger at the TACAP pin
- PWM mode (TAPWM)

Timer A has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, or 64) with multiplexer
- External clock input pin (TACLK)
- 8-bit counter (TACNT), 8-bit comparator, and 8-bit reference data register (TADATA)
- I/O pins for capture input (TACAP) or PWM or match output (TAPWM, TAOUT)
- Timer A overflow interrupt (IRQ0, vector E2H) and match/capture interrupt (IRQ0, vector E0H) generation
- Timer A control register, TACON (set 1, EDH, read/write)



FUNCTION DESCRIPTION

Timer A Interrupts (IRQ0, Vectors E0H and E2H)

The timer A module can generate two interrupts: the timer A overflow interrupt (TAOVF), and the timer A match/ capture interrupt (TAINT). TAOVF is interrupt level IRQ0, vector E2H. TAINT also belongs to interrupt level IRQ0, but is assigned the separate vector address, E0H.

A timer A overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. A timer A match/capture interrupt, TAINT pending condition is also cleared by hardware when it has been serviced.

Interval Timer Function

The timer A module can generate an interrupt: the timer A match interrupt (TAINT). TAINT belongs to interrupt level IRQ0, and is assigned the separate vector address, E0H.

When timer A measure interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.

In interval timer mode, a match signal is generated and TAOUT is toggled when the counter value is identical to the value written to the TA reference data register, TADATA. The match signal generates a timer A match interrupt (TAINT, vector E0H) and clears the counter.

If, for example, you write the value 10H to TADATA and 0AH to TACON, the counter will increment until it reaches 10H. At this point, the TA interrupt request is generated, the counter value is reset, and counting resumes.

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the TAPWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer A data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFH, and then continues incrementing from 00H.

Although timer A overflow interrupt is occurred, this interrupt is not typically used in PWM-type applications. Instead, the pulse at the TAPWM pin is held to Low level as long as the reference data value is less than or equal to (\leq) the counter value and then the pulse is held to High level for as long as the data value is greater than (>) the counter value. One pulse width is equal to t_{CLK} • 256.

Capture Mode

In capture mode, a signal edge that is detected at the TACAP pin opens a gate and loads the current counter value into the TA data register. You can select rising or falling edges to trigger this operation.

Timer A also gives you capture input source: the signal edge at the TACAP pin. You select the capture input by setting the value of the timer A capture input selection bit in the port 3 control register, P3CONL, (set 1, bank 0, E9H). When P3CONL.7.6 is 00, the TACAP input or normal input is selected. When P3CONL.7.6 is set to 11, normal output is selected.

Both kinds of timer A interrupts can be used in capture mode: the timer A overflow interrupt is generated whenever a counter overflow occurs; the timer A match/capture interrupt is generated whenever the counter value is loaded into the TA data register.

By reading the captured data value in TADATA, and assuming a specific value for the timer A clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TACAP pin.



TIMER A CONTROL REGISTER (TACON)

You use the timer A control register, TACON, to

- Select the timer A operating mode (interval timer, capture mode, or PWM mode)
- Select the timer A input clock frequency
- Clear the timer A counter, TACNT
- Enable the timer A overflow interrupt or timer A match/capture interrupt
- Clear timer A match/capture interrupt pending conditions

TACON is located in set 1, Bank 0 at address EDH, and is read/write addressable using Register addressing mode.

A reset clears TACON to '00H'. This sets timer A to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer A interrupts. You can clear the timer A counter at any time during normal operation by writing a "1" to TACON.3.

The timer A overflow interrupt (TAOVF) is interrupt level IRQ0 and has the vector address E2H. When a timer A overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.



Figure 11-1. Timer A Control Register (TACON)



BLOCK DIAGRAM



Figure 11-2. Timer A Functional Block Diagram



8-BIT TIMER B

OVERVIEW

The KS88C2416/P2416 micro-controller has an 8-bit counter called timer B. Timer B, which can be used to generate the carrier frequency of a remote controller signal.

Timer B has two functions:

- As a normal interval timer, generating a timer B interrupt at programmed time intervals.
- To supply a clock source to the 16-bit timer/counter module, timer 0, for generating the timer 0 overflow interrupt.



Figure 11-3. Timer B Functional Block Diagram





Figure 11-4. Timer B Control Register (TBCON)



Figure 11-5. Timer B Registers



TIMER B PULSE WIDTH CALCULATIONS



To generate the above repeated waveform consisted of low period time, t_{LOW}, and high period time, t_{HIGH}.

 $\label{eq:hermitian} \begin{array}{l} \mbox{When TBOF = 0,} \\ t_{LOW} = (TBDATAL + 2) \ x \ 1/fx, \ 0H < TBDATAL < 100H, \ where \ fx = The \ selected \ clock. \\ t_{HIGH} = (TBDATAH + 2) \ x \ 1/fx, \ 0H < TBDATAH < 100H, \ where \ fx = The \ selected \ clock. \\ \mbox{When TBOF = 1,} \\ t_{LOW} = (TBDATAH + 2) \ x \ 1/fx, \ 0H < TBDATAH < 100H, \ where \ fx = The \ selected \ clock. \\ t_{HIGH} = (TBDATAL + 2) \ x \ 1/fx, \ 0H < TBDATAH < 100H, \ where \ fx = The \ selected \ clock. \\ t_{HIGH} = (TBDATAL + 2) \ x \ 1/fx, \ 0H < TBDATAH < 100H, \ where \ fx = The \ selected \ clock. \\ t_{HIGH} = (TBDATAL + 2) \ x \ 1/fx, \ 0H < TBDATAL < 100H, \ where \ fx = The \ selected \ clock. \\ t_{HIGH} = (TBDATAL + 2) \ x \ 1/fx, \ 0H < TBDATAL < 100H, \ where \ fx = The \ selected \ clock. \\ t_{HIGH} = 15 \ us \ dt_{HIGH} = 15 \ us. \ f_{OSC} = 4 \ MHz, \ fx = 4 \ MHz/4 = 1 \ MHz \\ \hline when \ TBOF = 0, \\ t_{LOW} = 24 \ us = (TBDATAL + 2) \ /fx = (TBDATAL + 2) \ x \ 1us, \ TBDATAL = 22. \\ t_{HIGH} = 15 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 13. \\ \hline when \ TBOF = 1, \\ t_{HIGH} = 15 \ us = (TBDATAL + 2) \ /fx = (TBDATAL + 2) \ x \ 1us, \ TBDATAL = 13. \\ t_{LOW} = 24 \ us = (TBDATAL + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAL = 13. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{LOW} = 24 \ us = (TBDATAH + 2) \ /fx = (TBDATAH + 2) \ x \ 1us, \ TBDATAH = 22. \\ \hline t_{T$





Figure 11-6. Timer B Output Flip-Flop Waveforms in Repeat Mode



PROGRAMMING TIP — To generate 38 kHz, 1/3duty signal through P3.0

This example sets Timer B to the repeat mode, sets the oscillation frequency as the Timer B clock source, and TBDATAH and TBDATAL to make a 38 kHz,1/3 Duty carrier frequency. The program parameters are:



- Timer B is used in repeat mode
- Oscillation frequency is 4 MHz (0.25 μs)
- TBDATAH = $8.795 \,\mu$ s/0.25 μ s = 35.18, TBDATAL = 17.59 μ s/0.25 μ s = 70.36
- Set P3.0 to TBPWM mode.

START	ORG DI •	0100H	;	Reset address
	• LD LD LD	TBDATAL,#(70-2) TBDATAH,#(35-2) TBCON,#00000110B	- - - - - - - - - - - - - - - - - - -	Set 17.5 μ s Set 8.75 μ s Clock Source \leftarrow fxx Disable Timer B interrupt. Select repeat mode for Timer B. Start Timer B operation. Set Timer B Output flip-flop (TBOF) high.
	LD •	P3CONL,#02H	, , ,	Set P3.0 to TBPWM mode. This command generates 38 kHz, 1/3 duty pulse signal through P3.0.



PROGRAMMING TIP — To generate a one pulse signal through P3.0

This example sets Timer B to the one shot mode, sets the oscillation frequency as the Timer B clock source, and TBDATAH and TBDATAL to make a 40 μ s width pulse. The program parameters are:

		•	4	0μs
 Timer B Oscillation TBDATA Set P3.0 	is used in one on frequency i λH = 40 μs / 0 to TBPWM n	e shot mode s 4 MHz (1 clock = 0.25 μs) .25 μs = 160, TBDATAL = 1 node		
START	ORG DI •	0100H	;	Reset address
	LD LD LD	TBDATAH,# (160-2) TBDATAL,# 1 TBCON,#00000001B	· , · , · , · , · , · , · , · , · , · ,	Set 40 μ s Set any value except 00H Clock Source $\leftarrow f_{OSC}$ Disable Timer B interrupt. Select one shot mode for Timer B. Stop Timer B operation. Set Timer B output flip-flop (TBOE) high
	LD •	P3CONL, #02H	;	Set P3.0 to TBPWM mode.
Pulse_out:	LD •	TBCON,#00000101B	, , , ,	Start Timer B operation to make the pulse at this point. After the instruction is executed, 0.75 μ s is required before the falling edge of the pulse starts.



12 16-BIT TIMER 0/1

16-BIT TIMER 0

OVERVIEW

The 16-bit timer 0 is an 16-bit general-purpose timer. Timer 0 has the interval timer mode by using the appropriate T0CON setting.

Timer 0 has the following functional components:

- Clock frequency divider (fxx divided by 256, 64, 8 or 1) with multiplexer
- TBOF (from timer B) is one of the clock frequencies.
- 16-bit counter (T0CNTH/L), 16-bit comparator, and 16-bit reference data register (T0DATAH/L)
- Timer 0 interrupt (IRQ2, vector E6H) generation
- Timer 0 control register, T0CON (set 1, Bank 1, F1H, read/write)

FUNCTION DESCRIPTION

Interval Timer Function

The timer 0 module can generate an interrupt, the timer 0 match interrupt (T0INT). T0INT belongs to interrupt level IRQ2, and is assigned the separate vector address, E6H.

The TOINT pending condition is automatically cleared by hardware when it has been serviced. Even though TOINT is disabled, the application's service routine can detect a pending condition of TOINT by the software and execute it's sub-routine. When this case is used, the TOINT pending bit must be cleared by the application subroutine by writing a "0" to the TOCON.0 pending bit.

In interval timer mode, a match signal is generated when the counter value is identical to the values written to the T0 reference data registers, T0DATAH/L. The match signal generates a timer 0 match interrupt (T0INT, vector E4H) and clears the counter.

If, for example, you write the value 0010H to T0DATAH/L and 0FH to T0CON, the counter will increment until it reaches 10H. At this point, the T0 interrupt request is generated, the counter value is reset, and counting resumes.



TIMER 0 CONTROL REGISTER (T0CON)

You use the timer 0 control register, T0CON, to

- Enable the timer 0 operating (interval timer)
- Select the timer 0 input clock frequency
- Clear the timer 0 counter, T0CNT
- Enable the timer 0 interrupt and clear timer 0 interrupt pending condition

T0CON is located in set 1, at address F1H, and is read/write addressable using register addressing mode.

A reset clears T0CON to "00H". This sets timer 0 to disable interval timer mode, selects the TBOF, and disables timer 0 interrupt. You can clear the timer 0 counter at any time during normal operation by writing a "1" to T0CON.3

To enable the timer 0 interrupt (IRQ2, vector E6H), you must write T0CON.2, and T0CON.1 to "1". To generate the exact time interval, you should write T0CON.3 and 0, which cleared counter and interrupt pending bit. To detect an interrupt pending condition when T0INT is disabled, the application program polls pending bit, T0CON.0. When a "1" is detected, a timer 0 interrupt is pending. When the T0INT sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 0 interrupt pending bit, T0CON.0.



Figure 12-1. Timer 0 Control Register (T0CON)


KS88C2416/P2416/C2432/P2432

BLOCK DIAGRAM



Figure 12-2. Timer 0 Functional Block Diagram





Figure 12-3. Timer 0 Counter Register (T0CNT)



Figure 12-4. Timer 0 Data Register (T0DATAH, L)



16-BIT TIMER 1

OVERVIEW

The 16-bit timer 1 is an 16-bit general-purpose timer/counter. Timer 1 has three operating modes, one of which you select using the appropriate T1CON setting:

- Interval timer mode (Toggle output at T1OUT pin)
- Capture input mode with a rising or falling edge trigger at the T1CAP pin
- PWM mode (T1PWM)

Timer 1 has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, 64, 8 or 1) with multiplexer
- External clock input pin (T1CLK)
- 16-bit counter (T1CNTH/L), 16-bit comparator, and 16-bit reference data register (T1DATAH/L)
- I/O pins for capture input (T1CAP), or PWM or match output (T1PWM, T1OUT)
- Timer 1 overflow interrupt (IRQ3, vector EAH) and match/capture interrupt (IRQ3, vector E8H) generation
- Timer 1 control register, T1CON (set 1, FBH, Bank 1, read/write)



FUNCTION DESCRIPTION

Timer 1 Interrupts (IRQ3, Vectors E8H and EAH)

The timer 1 module can generate two interrupts, the timer 1 overflow interrupt (T1OVF), and the timer 1 match/capture interrupt (T1INT). T1OVF is interrupt level IRQ3, vector EAH. T1INT also belongs to interrupt level IRQ3, but is assigned the separate vector address, E8H.

A timer 1 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. A timer 1 match/capture interrupt, T1INT pending condition is also cleared by hardware when it has been serviced.

Interval Timer Function

The timer 1 module can generate an interrupt: the timer 1 match interrupt (T1INT). T1INT belongs to interrupt level IRQ3, and is assigned the separate vector address, E8H. When a timer 1 measure interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.

In interval timer mode, a match signal is generated and T1OUT is toggled when the counter value is identical to the value written to the T1 reference data register, T1DATAH/L. The match signal generates a timer 1 match interrupt (T1INT, vector E8H) and clears the counter.

If, for example, you write the value 0010H to T1DATAH/L and 06H to T1CON, the counter will increment until it reaches 0010H. At this point, the T1 interrupt request is generated, the counter value is reset, and counting resumes.

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T1PWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 1 data register. In PWM mode, however, the match signal does not clear the counter but can generate a match interrupt. The counter runs continuously, overflowing at FFFFH, and then repeat the incrementing from 0000H. Whenever an overflow is occurred, an overflow (OVF) interrupt can be generated.

Although you can use the match or the overflow interrupt in PWM mode, interrupts are not typically used in PWMtype applications. Instead, the pulse at the T1PWM pin is held to Low level as long as the reference data value is less than or equal to (\leq) the counter value and then pulse is held to High level for as long as the data value is greater than (>) the counter value. One pulse width is equal to t_{CLK}

Capture Mode

In capture mode, a signal edge that is detected at the T1CAP pin opens a gate and loads the current counter value into the T1 data register. You can select rising or falling edges to trigger this operation.

Timer 1 also gives you capture input source, the signal edge at the T1CAP pin. You select the capture input by setting the value of the timer 1 capture input selection bit in the port 1 control register low, P1CONL, (set 1 bank 0, E5H). When P1CONL.1.0 is 00, the T1CAP input or normal input is selected .When P1CONL.1.0 is set to 11, normal output is selected.

Both kinds of timer 1 interrupts can be used in capture mode, the timer 1 overflow interrupt is generated whenever a counter overflow occurs, the timer 1 match/capture interrupt is generated whenever the counter value is loaded into the T1 data register.

By reading the captured data value in T1DATAH/L, and assuming a specific value for the timer 1 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T1CAP pin.



TIMER 1 CONTROL REGISTER (T1CON)

You use the timer 1 control register, T1CON, to

- Select the timer 1 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 1 input clock frequency
- Clear the timer 1 counter, T1CNTH/L
- Enable the timer 1 overflow interrupt or timer 1 match/capture interrupt
- Clear timer 1 match/capture interrupt pending conditions

T1CON is located in set 1 and Bank 1 at address FBH, and is read/write addressable using Register addressing mode.

A reset clears T1CON to '00H'. This sets timer 1 to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer 1 interrupts. To disable the counter operation, please set T1CON.7-.5 to 111B. You can clear the timer 1 counter at any time during normal operation by writing a "1" to T1CON.3. The timer 1 overflow interrupt (T1OVF) is interrupt level IRQ3 and has the vector address EAH. When a timer 1 overflow interrupt occurs and is serviced interrupt (IRQ3, vector E8H), you must write T1CON.1 to "1". To generate the exact time interval, you should write T1CON by the CPU, the pending condition is cleared automatically by hardware.

To enable the timer 1 match/capture.2 which clear counter and interrupt pending bit. To detect a match/capture or overflow interrupt pending condition when T1INT or T1OVF is disabled, the application program should poll the pending bit. When a "1" is detected, a timer 1 match/capture or overflow interrupt is pending. When her sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the interrupt pending bit.



Figure 12-5. Timer 1 Control Register (T1CON)



BLOCK DIAGRAM



Figure 12-6. Timer 1 Functional Block Diagram





Figure 12-7. Timer 1 Control Register (T1CNTH/L)



13 WATCH TIMER

OVERVIEW

Watch timer functions include real-time and watch-time measurement and interval timing for the system clock. To start watch timer operation, set bit1 and bit 6 of the watch timer mode register, WTCON.1and 6, to "1". After the watch timer starts and elapses a time, the watch timer interrupt is automatically set to "1", and interrupt requests commence in 1.955 ms or 0.125, 0.25 and 0.5-second intervals.

The watch timer can generate a steady 0.5 kHz, 1 kHz, 2 kHz, or 4 kHz signal to the BUZZER output. By setting WTCON.3 and WTCON.2 to "11b", the watch timer will function in high-speed mode, generating an interrupt every 1.955 ms. High-speed mode is useful for timing events for program debugging sequences.

The watch timer supplies the clock frequency for the LCD controller (f_{LCD}). Therefore, if the watch timer is disabled, the LCD controller does not operate.

- Real-time and Watch-time measurement
- Using a main system or subsystem clock source
- Clock source generation for LCD controller
- Buzzer output frequency generator
- Timing tests in high-speed mode



WATCH TIMER CONTROL REGISTER (WTCON: R/W)

FBH	WTCON.							
	7	6	5	4	3	2	1	0
RESET	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"0"

Table 13-1. Watch Timer Control Register (WTCON): Set 1, Bank 1, FAH, R/W

Bit Name	Val	ues	Function	Address
WTCON.7	(0	Select (fxx/128) as the watch timer clock	FAH
		1	Select subsystem clock as watch timer clock	
WTCON.6	(0	Disable watch timer interrupt	
		1	Enable watch timer interrupt	
WTCON.54	0	0	0.5 kHz buzzer (BUZ) signal output	
	0	1	1 kHz buzzer (BUZ) signal output	
	1	0	2 kHz buzzer (BUZ) signal output	
	1	1	4 kHz buzzer (BUZ) signal output	
WTCON.32	0	0	Set watch timer interrupt to 0.5 s.	
	0	1	Set watch timer interrupt to 0.25 s.	
	1	0	Set watch timer interrupt to 0.125 s.	
	1	1	Set watch timer interrupt to 1.955 ms.	
WTCON.1	0		Disable watch timer, clear frequency dividing circuits	
1		1	Enable watch timer	
WTCON.0	(0	Interrupt is not pending, clear pending bit when write	
		1	Interrupt is pending	

NOTE: Watch timer clock frequency (fxx) is assumed to be 32768Hz.



WATCH TIMER CIRCUIT DIAGRAM



Figure 13-1. Watch Timer Circuit Diagram



14 LCD CONTROLLER/DRIVER

OVERVIEW

The KS88C2416/C2432 micro-controller can directly drive an up-to-16-digit (32-segment) LCD panel. The LCD module has the following components:

- LCD controller/driver
- Display RAM (00H–0FH) for storing display data in page 4
- 32 segment output pins (SEG0–SEG31)
- Four common output pins (COM0-COM3)
- Three LCD operating power supply pins ($V_{LC0-} V_{LC2}$)
- LCD bias by voltage booster
- LCD bias by voltage dividing resistors

Bit settings in the LCD mode register, LMOD, determine the LCD frame frequency, duty and bias, and the segment pins used for display output. When a subsystem clock is selected as the LCD clock source, the LCD display is enabled even during stop and idle modes.

The LCD control register LCON turns the LCD display on and off and switches current to the charge-pump circuits for the display. LCD data stored in the display RAM locations are transferred to the segment signal pins automatically without program control. 0



Figure 14-1. LCD Function Diagram



LCD CIRCUIT DIAGRAM



Figure 14-2. LCD Circuit Diagram



LCD RAM ADDRESS AREA

RAM addresses 00H - 0FH of page 4 are used as LCD data memory. When the bit value of a display segment is "1", the LCD display is turned on; when the bit value is "0", the display is turned off.

Display RAM data are sent out through segment pins SEG0–SEG31 using a direct memory access (DMA) method that is synchronized with the f_{LCD} signal. RAM addresses in this location that are not used for LCD display can be allocated to general-purpose use.

оон	BIT.3	BIT.2	BIT.1	BIT.0	SEGO
	BIT.7	BIT.6	BIT.5	BIT.4	
					-
08H	BIT.3	BIT.2	BIT.1	BIT.0	- SEG16
	BIT.7	BIT.6	BIT.5	BIT.4	
09H	BIT.3	BIT.2	BIT.1	BIT.0	
	BIT.7	BIT.6	BIT.5	BIT.4	
0AH	BIT.3	BIT.2	BIT.1	BIT.0	
	BIT.7	BIT.6	BIT.5	BIT.4	SEG21
0BH	BIT.3	BIT.2	BIT.1	BIT.0	SEG22
	BIT.7	BIT.6	BIT.5	BIT.4	
0CH	BIT.3	BIT.2	BIT.1	BIT.0	SEG24
	BIT.7	BIT.6	BIT.5	BIT.4	
0DH	BIT.3	BIT.2	BIT.1	BIT.0	SEG26
	BIT.7	BIT.6	BIT.5	BIT.4	SEG27
0EH	BIT.3	BIT.2	BIT.1	BIT.0	
	BIT.7	BIT.6	BIT.5	BIT.4	
0FH	BIT.3	BIT.2	BIT.1	BIT.0	
	BIT.7	BIT.6	BIT.5	BIT.4	
	Ť	↑	Ť	Ť	
	СОМЗ	COM2	COM1	COM0	

Figure 14-3. LCD Display Data RAM Organization



LCD CONTROL REGISTER (LCON), D0H

LCON Bit	Setting	Description
LCON.7	0	P5.4–P5.7 I/O is selected
	1	SEG28–SEG31 is selected, P5.4–P5.7 I/O is disabled
LCON.6	0	P5.0–P5.3 I/O is selected
	1	SEG24–SEG27 is selected, P5.0–P5.3 I/O is disabled
LCON.5	0	P4.4–P4.7 I/O is selected
	1	SEG20–SEG23 is selected, P4.4–P4.7 I/O is disabled
LCON.4	0	P4.0–P4.3 I/O is selected
	1	SEG16–SEG19 is selected, P4.0–P4.3 I/O is disabled
LCON.3	0	This bit is used for internal testing only; always logic zero.
LCON.2	0	Enable LCD initial circuit (internal bias voltage).
	1	Disable LCD initial circuit for external LCD dividing register(external bias voltage).
LCON.1	0	Stop voltage booster(clock stop and cut off current charge path)
	1	Run voltage booster(clock run and turn on current charge path)
LCON.0	0	LCD output low; turn display off, COM and SEG output Low Cut off voltage booster (Booster clock disable).
	1	COM and SEG output is in display mode; turn display on.

Table 14-2. Relationship of LCON.0 and LMOD.3 Bit Settings

LCON.0	LMOD.3	COM0–COM3	SEG0-SEG31
0	х	Output low; LCD display off	Output low; LCD display off
1	0	Output low; LCD display off	Output low; LCD display off
	1	COM output corresponds to display mode	SEG output corresponds to display mode

NOTE: "X" means don't care.



LCD MODE REGISTER (LMOD)

The LCD mode control register LMOD is mapped to RAM addresses D1H.

LMOD controls these LCD functions:

- Duty and bias selection (LMOD.3–LMOD.0)
- LCDCK clock frequency selection (LMOD.5–LMOD.4)

The LCD clock signal, LCDCK, determines the frequency of COM signal scanning of each segment output. This is also referred to as the 'frame frequency.' Since LCDCK is generated by dividing the watch timer clock (fw), the watch timer must be enabled when the LCD display is turned on. RESET clears the LMOD register values to logic zero. This produces the following LCD control settings:

- Display is turned off
- LCDCK frequency is the watch timer clock $(fw)/2^9 = 64 \text{ Hz}$

The LCD display can continue to operate during idle and stop modes if a subsystem clock is used as the watch timer source. The LCD output voltage level is always 3 V, supplied by the voltage booster.

LCDCK Frequency	Static	1/2 Duty	1/3 Duty	1/4 Duty
fw/2 ⁹ (64 Hz)	64	32	21	16
fw/2 ⁸ (128 Hz)	128	64	43	32
fw/2 ⁷ (256 Hz)	256	128	85	64
fw/2 ⁶ (512 Hz)	512	256	171	128

 Table 14-3. LCD Clock Signal (LCDCK) Frame Frequency

NOTE: 'fw' is the watch timer clock frequency of 32.768 kHz.



Table 14-4. LCD Mode Control Register	r (LMOD) Organization, D1	Н
---------------------------------------	---------------------------	---

LMOD.7	Always logic zero.
LMOD.6	Always logic zero.

LMOD.5	LMOD.4	LCD Clock (LCDCK) Frequency			
0	0	32.768 kHz watch timer clock (fw)/ $2^9 = 64$ Hz			
0	1	32.768 kHz watch timer clock (fw)/ 2^8 = 128 Hz			
1	0	32.768 kHz watch timer clock (fw)/ $2^7 = 256$ Hz			
1	1	32.768 kHz watch timer clock (fw)/ $2^6 = 512$ Hz			

LMOD.3	LMOD.2	LMOD.1	LMOD.0	Duty and Bias Selection for LCD Display
0	х	х	х	LCD display off (COM and SEG output Low)
1	0	0	0	1/4 duty, 1/3 bias
1	0	0	1	1/3 duty, 1/3 bias
1	0	1	1	1/3 duty, 1/2 bias
1	0	1	0	1/2 duty, 1/2 bias
1	1	х	х	Static

NOTE: 'x' means don't care.

LCD Duty	LCD Bias	COM Output Pins	Maximum Seg Display
Static	Static	COM0	32
1/2	1/2	COM0–COM1	32 x 2
1/3	1/2	COM0–COM2	32 x 3
1/3	1/3	COM0–COM2	32 x 3
1/4	1/3	COM0–COM3	32 x 4

Table 14-5. Maximum Number of Display Digits per Duty Cycle



LCD DRIVE VOLTAGE

The LCD display is turned on only when the voltage difference between the common and segment signals is greater than V_{LCD} . The LCD display is turned off when the difference between the common and segment signal voltages is less than V_{LCD} . The turn-on voltage, + V_{LCD} or - V_{LCD} , is generated only when both signals are the selected signals of the bias. Table 14-7 shows LCD drive voltages for static mode, 1/2 bias, and 1/3 bias.

LCD Power Supply	Static Mode	1/2 Bias	1/3 Bias
V _{LC2}	V _{LCD}	V _{LCD}	V _{LCD}
V _{LC1}	-	V _{LCD}	2/3 V _{LCD}
V _{LC0}	-	1/2 V _{LCD}	1/3 V _{LCD}
V _{ss}	0 V	0 V	0 V

Table 14-6. LCD Drive Voltage Values

NOTE: The LCD panel display may deteriorate if a DC voltage is applied that lies between the common and segment signal voltage. Therefore, always drive the LCD panel with AC voltage.

LCD SEG/SEG SIGNALS

The 32 LCD segment signal pins are connected to corresponding display RAM locations at 00H–0FH. Bits 0-3 (and 4-7) of the display RAM are synchronized with the common signal output pins COM0, COM1, COM2, and COM3.

When the bit value of a display RAM location is "1", a select signal is sent to the corresponding segment pin. When the display bit is "0", a 'no-select' signal is sent to the corresponding segment pin. Each bias has select and no-select signals.



Figure 14-4. Select/No-Select Bias Signals in Static Display Mode





Figure 14-5. Select/No-Select Bias Signals in 1/2 Duty, 1/2 Bias Display Mode



Figure 14-6. Select/No-Select Bias Signals in 1/3 Duty, 1/3 Bias Display Mode





Figure 14-7. LCD Signal and Wave Forms Example in 1/2 Duty, 1/2 Bias Display Mode







Figure 14-8. LCD Signals and Wave Forms Example in 1/3 Duty, 1/3 Bias Display Mode







Figure 14-9. LCD Signals and Wave Forms Example in 1/2 Duty, 1/3 Bias Display Mode



LCD VOLTAGE DRIVING METHOD

By Voltage Booster

For run the voltage booster

- Make enable the watch timer for f_{booster}
- Set LCON.2 to "0" and LCON.1 to "1" for make enable voltage booster
- Recommendable capacitance value is 0.1 uF (CAB, C0, C1, C2)

By Voltage Dividing Resistors (Externally)

For make external voltage dividing resistors

- Set LCON.2 to "1" and LCON.1 to "0" for make disable voltage booster
- Make floating the CA and CB pin
- Recommendable R = 100 Kohm



Figure 14-10. Voltage Dividing Resistor Circuit Diagram



15 10-BIT ANALOG-TO-DIGITAL CONVERTER

OVERVIEW

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the eight input channels to equivalent 10-bit digital values. The analog input level must lie between the AV_{REF} and AV_{SS} values. The A/D converter has the following components:

- Analog comparator with successive approximation logic
- D/A converter logic (resistor string type)
- ADC control register (ADCON)
- Eight multiplexed analog data input pins (ADC0–ADC7)
- 10-bit A/D conversion data output register (ADDATAH/L)
- 10-bit digital input port (Alternately, I/O port.)
- AV_{REF} and AV_{SS} pins, AV_{SS} is internally connected to V_{SS}

FUNCTION DESCRIPTION

To initiate an analog-to-digital conversion procedure, at the first you must set ADCEN signal for ADC input enable at port 2, the pin set with 1 can be used for ADC analog input. And you write the channel selection data in the A/D converter control register ADCON.4–.7 to select one of the eight analog input pins (ADC0–7) and set the conversion start or enable bit, ADCON.0. The read-write ADCON register is located in set 1, bank 0, at address F3H. The pins witch are not used for ADC can be used for normal I/O.

During a normal conversion, ADC logic initially sets the successive approximation register to 200H (the approximate half-way point of an 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10-bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the channel selection bit value (ADCON.6–4) in the ADCON register. To start the A/D conversion, you should set the enable bit, ADCON.0. When a conversion is completed, ADCON.3, the end-of-conversion(EOC) bit is automatically set to 1 and the result is dumped into the ADDATAH/L register where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATAH/L before another conversion starts. Otherwise, the previous result will be overwritten by the next conversion result.

NOTE

Because the A/D converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the ADC0–ADC7 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to noise, will invalidate the result. If the chip enters to STOP or IDLE mode in conversion process, there will be a leakage current path in A/D block. You must use STOP or IDLE mode after ADC operation is finished.



CONVERSION TIMING

The A/D conversion process requires 4 steps (4 clock edges) to convert each bit and 10 clocks to set-up A/D conversion. Therefore, total of 50 clocks are required to complete an 10-bit conversion: When fxx/8 is selected for conversion clock with an 8 MHz fxx clock frequency, one clock cycle is 1 us. Each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

4 clocks/bit \times 10 bits + set-up time = 50 clocks, 50 clock \times 1us = 50 us at 1 MHz

A/D CONVERTER CONTROL REGISTER (ADCON)

The A/D converter control register, ADCON, is located at address F7H in set 1, bank 0. It has three functions:

- Analog input pin selection (bits 4, 5, and 6)
- End-of-conversion status detection (bit 3)
- A/D operation start or enable (bit 0)

After a reset, the start bit is turned off. You can select only one analog input channel at a time. Other analog input pins (ADC0–ADC7) can be selected dynamically by manipulating the ADCON.4–6 bits. And the pins not used for analog input can be used for normal I/O function.



Figure 15-1. A/D Converter Control Register (ADCON)





Figure 15-2. A/D Converter Data Register (ADDATAH/L)

INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC function block, the analog input voltage level is compared to the reference voltage. The analog input level must remain within the range AV_{SS} to AV_{REF} (usually, $AV_{REF} = V_{DD}$).

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first conversion bit is always $1/2 \text{ AV}_{\text{RFF}}$.



BLOCK DIAGRAM



Figure 15-3. A/D Converter Functional Block Diagram





Figure 15-4. Recommended A/D Converter Circuit for Highest Absolute Accuracy



16 SERIAL I/O INTERFACE

OVERVIEW

Serial I/O module, SIO can interface with various types of external device that require serial data transfer. The components of each SIO function block are:

- 8-bit control register (SIOCON)
- Clock selector logic
- 8-bit data buffer (SIODATA)
- 8-bit prescaler (SIOPS)
- 3-bit serial clock counter
- Serial data I/O pins (SI, SO)
- External clock input/output pins (SCK)

The SIO module can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

PROGRAMMING PROCEDURE

To program the SIO modules, follow these basic steps:

- 1. Configure the I/O pins at port (SO, SCK, SI) by loading the appropriate value to the P1CONH register if necessary.
- 2. Load an 8-bit value to the SIOCON control register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to "1" to enable the data shifter.
- 3. For interrupt generation, set the serial I/O interrupt enable bit (SIOCON.1) to "1".
- 4. When you transmit data to the serial buffer, write data to SIODATA and set SIOCON.3 to 1, the shift operation starts.
- 5. When the shift operation (transmit/receive) is completed, the SIO pending bit (SIOCON.0) is set to "1" and an SIO interrupt request is generated.



SIO CONTROL REGISTER (SIOCON)

The control register for serial I/O interface module, SIOCON, is located at F0H in set 1, bank 0. It has the control settings for SIO module.

- Clock source selection (internal or external) for shift clock
- Interrupt enable
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB first or LSB first)

A reset clears the SIOCON value to "00H". This configures the corresponding module with an internal clock source at the SCK, selects receive-only operating mode, and clears the 3-bit counter. The data shift operation and the interrupt are disabled. The selected data direction is MSB-first.



Figure 16-1. Serial I/O Module Control Registers (SIOCON)



SIO PRE-SCALER REGISTER (SIOPS)

The control register for serial I/O interface module, SIOPS, is located at F2H in set 1, bank 0. The value stored in the SIO pre-scale registers, SIOPS, lets you determine the SIO clock rate (baud rate) as follows:

Baud rate = Input clock (fxx/4)/(Pre-scaler value + 1), or SCK input clock, where the input clock is fxx/4



Figure 16-2. SIO Pre-scale Registers (SIOPS)

BLOCK DIAGRAM



Figure 16-3. SIO Functional Block Diagram



SERIAL I/O TIMING DIAGRAM



Figure 16-4. Serial I/O Timing in Transmit/Receive Mode (Tx at falling, SIOCON.4 = 0)



Figure 16-5. Serial I/O Timing in Transmit/Receive Mode (Tx at rising, SIOCON.4 = 1)



17 VOLTAGE BOOSTER

OVERVIEW

This voltage booster works for the power control of LCD : generates $3 \times VR(VLC2)$, $2 \times VR(VLC1)$, $1 \times VR(VLC0)$. This voltage booster allows low voltage operation of LCD display with high quality. This voltage booster circuit provides constant LCD contrast level even though battery power supply was lowered.

This voltage booster include voltage regulator, and voltage charge/pump circuit.

FUNCTION DESCRIPTION

The voltage booster has built for driving the LCD. The voltage booster provides the capability of directly connecting an LCD panel to the MCU without having to separately generate and supply the higher voltages required by the LCD panel. The voltage booster operates on an internally generated and regulated LCD system voltage and generates a doubled and a tripled voltage levels to supply the LCD drive circuit. External capacitor are required to complete the power supply circuits.

The V_{DD} power line is regulated to get the $V_{LC0}(VR)$ level, which become a base level for voltage boosting. Then a doubled and a tripled voltage will be made by capacitor charge and pump circuit.



BLOCK DIAGRAM



Figure 17-1. Voltage Booster Block Diagram



Figure 17-2. Pin Connection Example



Parameter	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 – 6.5	V
Operating Temperature Range	T _{OPR}	-40 – +85	°C
Storage Temperature Range	T _{STG}	-65 – +150	°C

Table 17-1. Voltage Booster Absolute Maximum Ratings

Table 17-2. Voltage Booster Electrical Characteristics

(T_A = 25 °C, V_{DD} = 2.0 V to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Voltage	V _{DD}		2.0	-	5.5	V
Regulated Voltage	V _{LC0}	I _{LC0} = 5 uA (1/3 bias)	0.9	1.0	1.1	
Booster Voltage	V _{LC1}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC1}	2V _{LC0} - 0.1	-	2VLC0 + 0.1	
	V _{LC2}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC2}	3V _{LC0} - 0.1	-	3VLC0 + 0.1	
Regulated Voltage	V _{LC0}	$I_{LC0} = 6 \text{ uA} (1/2 \text{ bias})$	1.4	1.5	1.7	
Booster Voltage	V _{LC1}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC1}	2V _{LC0} - 0.1	-	2VLC0 + 0.1	
	V _{LC2}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC2}				
Operating current consumption	Ι _{VB}	V_{DD} = 3.0 V, without load at V_{LC0} , V_{LC1} , and V_{LC2}	_	3	6	uA



VOLTAGE BOOSTER

In operating voltage range 1.8 \leq V_{DD} < 2.0, the Voltage booster's operating characteristic is different from the characteristic in rage of 2.0 V to 5.5 V. And the characteristic in range of 1.8 \leq V_{DD} < 2.0 does not conformed by us but only recommend like as bellow.

Table 17-2. Voltage Booster Electrical Characteristics (Continued)

 $(T_A = 25 \ ^{\circ}C, \ 1.8 \ V \le V_{DD} < 2.0 \ V, \ V_{SS} = 0 \ V)$

Pa	rameter Sy	mbol Te	st Conditions Min	Тур	Max	Unit	
	Operating Voltage	V _{DD}		1.8	$1.8 \le V_{DD} < 2.0$		V
	Regulated Voltage	V _{LC0}	I _{LC0} = 5 uA (1/3 bias)	0.75	0.85	1.0	
	Booster Voltage	V _{LC1}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC1}	2V _{LC0} -0.1	-	2V _{LC0} +0.1	
		V _{LC2}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC2}	3V _{LC0} -0.1	-	3V _{LC0} +0.1	
	Regulated Voltage	V _{LC0}	$I_{LC0} = 6 \text{ uA} (1/2 \text{ bias})$	1.2	1.3	1.5	
	Booster Voltage	V _{LC1}	Connect 1 $M\Omega$ load between V_{SS} and V_{LC1}	2V _{LC0} -0.1	-	2V _{LC0} +0.1	
		V _{LC2}	Connect 1 M Ω load between V _{SS} and V _{I C2}				

NOTE: It is possible to pull up the level of V_{LC0} about 0.1 V or 0.2 V by setting the F0H (set 1, bank 1: factory used) to #1h (LD 0F0H, #10H). Otherwise it must be #00H.



18 VOLTAGE LEVEL DETECTOR

OVERVIEW

The KS88C2416/C2432 micro-controller has a built-in VLD (Voltage Level Detector) circuit which allows detection of power voltage drop or external input level through software. Turning the VLD operation on and off can be controlled by software. Because the IC consumes a large amount of current during VLD operation. It is recommended that the VLD operation should be kept OFF unless it is otherwise necessary. Also the VLD criteria voltage can be set by the software. The criteria voltage can be set by matching to one of the 4 kinds of voltage below that can be used.

2.2 V, 2.4 V, 3.0 V or 4.0 V (V_{DD} reference voltage), or external input level (External reference voltage)

The V_{LD} block works only when VLDCON.2 is set. If V_{DD} level is lower than the reference voltage selected with VLDCON.1–.0, VLDCON.3 will be set. If V_{DD} level is higher, VLDCON.3 will be cleared. Please do not operate the VLD block in order to minimize power current consumption.



Figure 18-1. Block Diagram for Voltage Level Detect


VOLTAGE LEVEL DETECTOR CONTROL REGISTER (VLDCON)

The bit 2 of VLDCON controls to run or disable the operation of Voltage level detect. Basically this V_{VLD} is set as 2.2 V by system reset and it can be changed in 4 kinds voltages by selecting Voltage Level Detect Control register (VLDCON). When you write 2 bit data value to VLDCON, an established resistor string is selected and the V_{VLD} is fixed in accordance with this resistor. Table 18-1 shows specific V_{VLD} of 4 levels.



Figure 18-2. Voltage Level Detect Circuit and Control Register

Table 18-1. VLDCON	Value and	Detection	Level
--------------------	-----------	-----------	-------

VLDCON .10	V _{VLD}
0 0	2.2 V
0 1	2.4 V
1 0	3.0 V
1 1	4.0 V



Table 18-2. Characteristics of Voltage Level Detect Circuit

 $(T_A = 25 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating Voltage of VLD	V _{DDVLD}		1.5	-	5.5	V
Voltage of VLD	V _{VLD}	V _{VLD} VLDCON.1.0 = 00b		2.2	2.35	V
		VLDCON.1.0 = 01b	2.25	2.4	2.55	
		VLDCON.1.0 = 10b	2.8	3.0	3.2	
		VLDCON.1.0 = 11b	3.7	4.0	4.3	
Current consumption	I _{VLD}	VLD on V_{DD} = 5.5 V		10	20	uA
		V _{DD} = 3.0 V	_	5	10	
		V _{DD} = 2.0 V		4	8	
		V _{DD} = 1.5 V		2	4	
Hysteresys Voltage of	ΔV	VLDCON.1.0 = 00b	_	10	100	mV
VLD(Slew Rate of VLD)		VLDCON.1.0 = 11b				



19 ELECTRICAL DATA

OVERVIEW

In this chapter, KS88C2416/C2432 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- Input/output capacitance
- D.C. electrical characteristics
- A.C. electrical characteristics
- Oscillation characteristics
- Oscillation stabilization time
- Data retention supply voltage in stop mode
- Serial I/O timing characteristics
- A/D converter electrical characteristics



Table 19-1. Absolute Maxim	num Ratings
----------------------------	-------------

$(T_A =$	25	°C)
----------	----	-----

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{DD}		-0.3 to +6.5	V
Input voltage	VI		-0.3 to V _{DD} + 0.3	
Output voltage	V _O		-0.3 to V _{DD} + 0.3	
Output current high	I _{ОН}	One I/O pin active	- 18	mA
		All I/O pins active	- 60	
Output current low	I _{OL}	One I/O pin active	+ 30	
		Total pin current for port	+ 100	
Operating temperature	Τ _Α		- 40 to + 85	°C
Storage temperature	T _{STG}		– 65 to + 150	

Table 19-2. D.C. Electrical Characteristics

 $(T_A = -40 \degree C \text{ to } + 85 \degree C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Operating voltage	V _{DD}	f _{CPU} = 10 MHz	2.7	-	5.5	V
		f _{CPU} = 3 MHz	1.8	-	5.5	
Input high voltage	V _{IH1}	All input pins except V _{IH2}	0.8 V _{DD}	_	V _{DD}	
	V _{IH2}	X _{IN,} XT _{IN}	V _{DD} -0.1	_		
Input low voltage	V _{IL1}	All input pins except V _{IL2}	-	-	0.2 V _{DD}	
	V _{IL2}	X _{IN} , XT _{IN}			0.1	

Table 19-2.	D.C.	Electrical	Characteristics	(Continued)
		Liootiioui	onalaotonotio	(Continuou)

$(T_A = -40 \degree C \text{ to } + 85 \degree C, V_{DD} = 1.8 \text{ V to } 5.5 \degree C$	5 V)
---	------

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output high voltage	V _{OH}	V _{DD} = 5 V; I _{OH} = -1 mA All output pins	V _{DD} -1.0	Ι	-	V
Output low voltage	V _{OL}	$V_{DD} = 5 V; I_{OL} = 2 mA$ All output pins	-	_	0.4	
Input high leakage current	I _{LIH1}	V _{IN} = V _{DD} All input pins except I _{LIH2}	_	-	3	uA
	I _{LIH2}	$V_{IN} = V_{DD,} X_{IN,} XT_{IN}$			20	
Input low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except I _{LIL2}	-	_	-3	
	I _{LIL2}	$V_{IN} = 0 V, X_{IN}, XT_{IN}, RESET$			-20	
Output high leakage current	I _{LOH}	V _{OUT} = V _{DD} All I/O pins and output pins	_	Ι	3	
Output low leakage current	I _{LOL}	V _{OUT} = 0 V All I/O pins and output pins	_	_	-3	
Oscillator feed back resistors	R _{osc1}	$V_{DD} = 5.0 V T_A = 25 °C$ $X_{IN} = V_{DD}, X_{OUT} = 0 V$	800	1000	1200	kΩ
Pull-up resistor	R _{L1}	$V_{IN} = 0 V; V_{DD} = 5 V \pm 10 \%$ Port 0,1,2,3,4,5 $T_A = 25^{\circ}C$	25	50	100	
	R _{L2}	$V_{IN} = 0 V; V_{DD} = 5 V \pm 10\%$ T _A =25 °C, RESET only	110	210	310	
V _{LC0} out voltage (Booster run mode)	V _{LC0}	$T_A = 25 \ ^\circ C$, (1/3 bias mode)	0.9	1.0	1.1	V
		$T_A = 25 \ ^\circ C$, (1/2 bias mode)	1.4	1.5	1.7	
V _{LC1} out voltage (Booster run mode)	V _{LC1}	$T_A = 25 \text{ °C} (1/2 \text{ and } 1/3 \text{ bias mode})$	2V _{LC0} - 0.1	_	2V _{LC0} + 0.1	
V _{LC2} out voltage (Booster run mode)	V _{LC2}	$T_A = 25 \ ^{\circ}C \ (1/3 \text{ bias mode})$	3V _{LC0} - 0.1	_	3V _{LC0} + 0.1	
COM output voltage deviation	V _{DC}	$V_{DD} = V_{LC2} = 3 V$ (V _{LCD} -COMi) IO = ± 15 μ A (i = 0-3)	_	± 60	± 120	mV
SEG output voltage deviation	V _{Ds}	$V_{DD} = V_{LC2} = 3 V$ (V _{LCD} -SEGi) IO = ± 15 μ A (i = 0-31)	-	± 60	± 120	



	Table 19-2. D.	C. Electrical	Characteristics	(Concluded)
--	----------------	---------------	-----------------	-------------

 $(T_A = -40 \ ^{\circ}C \text{ to } + 85 \ ^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current ⁽¹⁾	I _{DD1} ⁽²⁾	$V_{DD} = 5 V \pm 10 \%$ 10 MHz crystal oscillator	-	12	25	mA
		3 MHz crystal oscillator		4	10	
		$V_{DD} = 3 V \pm 10 \%$ 10 MHz crystal oscillator		3	8	
		3 MHz crystal oscillator		1	5	
	I _{DD2}	Idle mode: V _{DD} = 5 V ± 10 % 10 MHz crystal oscillator	-	3	10	
		3 MHz crystal oscillator		1.5	4	
		Idle mode: V _{DD} = 3 V± 10 % 10 MHz crystal oscillator		1.2	3	
		3 MHz crystal oscillator		0.5	1.5	
	I _{DD3}	Sub operating: main-osc stop $V_{DD} = 3 V \pm 10 \%$ 32768 Hz crystal oscillator	_	20	40	uA
	I _{DD4}	Sub idle mode: main-osc stop $V_{DD} = 3 V \pm 10 \%$ 32768 Hz crystal oscillator	-	7	14	
	I _{DD5}	Main stop mode : sub-osc stop $V_{DD} = 5 V \pm 10 \%$	_	1	3	
		V _{DD} = 3 V ± 10 %		0.5	2	

NOTES:

- 1. Supply current does not include current drawn through internal pull-up resistors or external output current loads.
- 2. I_{DD1} and I_{DD2} include a power consumption of subsystem oscillator.
- 3. I_{DD3} and I_{DD4} are the current when the main system clock oscillation stop and the subsystem clock is used.
- And does not include the LCD and Voltage booster and voltage level detector 4. I_{DD5} is the current when the main and subsystem clock oscillation stop.
- Voltage booster's operating voltage range is 2.0 V to 5.5 V. The range of 1.8 V to 2.0 V could be referenced in page 17-4.



In case of KS88C2416, the characteristic of V_{OH} and V_{OL} is differ with the characteristic of KS88C2432 like as bellow. Other characteristics are same each other.

Table 19-3. D.C Electrical Characteristics of KS88C2416

 $(T_A = -40 \degree C \text{ to } +85 \degree C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output high voltage	V _{OH1}	$V_{DD} = 5 \text{ V}; \text{ I}_{OH} = -1 \text{ mA}$ All output pins except V_{OH2}	V _{DD} -1.0	-	-	V
	V _{OH2}	V _{DD} = 5 V; I _{OH} = -6 mA Port 3.0 only in KS88C2416	V _{DD} -0.7			
Output low voltage	V _{OL1}	$V_{DD} = 5 \text{ V}; \text{ I}_{OL} = 2 \text{ mA}$ All output pins except V_{OL2}	-	_	0.4	
	V _{OL2}	V _{DD} = 5 V; I _{OH} = 12 mA Port 3.0 only in KS88C2416			0.7	



Table 19-4. A.C. Electrical Characteristics

 $(T_A = -40 \degree C \text{ to } +85 \degree C, V_{DD} = 1.8 \lor \text{ to } 5.5 \lor)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Interrupt input high, low width (P0.0–P0.7)	tINTH, tINTL	P0.0–P0.7, V _{DD} = 5 V	200	_		ns
RESET input low width	tRSL	V _{DD} = 5 V	1	-	-	us

NOTE: User must keep more large value then min value.



Figure 19-1. Input Timing for External Interrupts (Ports 0)



Figure 19-2. Input Timing for RESET



Table 19-5. Input/Output Capacitance

(T_A = -40 °C to +85 °C, V_{DD} = 0 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are returned to V_{SS}	-	-	10	pF
Output capacitance	C _{OUT}					
I/O capacitance	C _{IO}					

Table 19-6. Data Retention Supply Voltage in Stop Mode

 $(T_A = -40 \ ^{\circ}C \ to + 85 \ ^{\circ}C)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	V _{DDDR}		2	-	5.5	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 2 V	-	_	3	uA



Figure 19-3. Stop Mode Release Timing Initiated by RESET





Figure 19-4. Stop Mode(main) Release Timing Initiated by Interrupts



Figure 19-5. Stop Mode(sub) Release Timing Initiated by Interrupts



Table19-7. A/D Converter Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Resolution			_	10	-	bit
Total accuracy		$V_{DD} = 5 V$	-	_	±3	LSB
		$AV_{REF} = 5 V$				
		$AV_{SS} = 0 V$				
Integral Linearity Error	ILE	-		_	±2	
Differential Linearity Error	DLE			_	±1	
Offset Error of Top	EOT			±1	±3	
Offset Error of Bottom	EOB			±0.5	±2	
Conversion time ⁽¹⁾	t _{CON}	-	-	40	-	fxx
Analog input voltage	V _{IAN}	-	AV _{SS}	_	AV _{REF}	V
Analog input impedance	R _{AN}	-	2	1000	-	Mohm
Analog reference voltage	AV _{REF}	_	2.5	_	V _{DD}	V
Analog ground	AV _{SS}	-	V _{SS}	_	V _{SS} + 0.3	
Analog input current	I _{ADIN}	$AV_{REF} = V_{DD} = 5 V$	-	-	10	uA
Analog block current ⁽²⁾	I _{ADC}	$AV_{REF} = V_{DD} = 5 V$	-	1	3	mA
		$AV_{REF} = V_{DD} = 3 V$		0.5	1.5	
		$AV_{REF} = V_{DD} = 5 V$		100	500	nA
		When power down mode				

(T_A = - 40 °C to +85 °C, V_{DD} = 1.8 V to 5.5 V, V_{SS} = 0 V)

NOTES:

1. 'Conversion time' is the time required from the moment a conversion operation starts until it ends.

2. IADC is an operating current during A/D conversion.



Table 19-8. Synchronous SIO Electrical Characteristics

$T_A = -40$ °C to +85 °C, $V_{DD} = 1.8$ V to 5.5 V, $V_{SS} = 0$ V, fxx = 10 MHz oscillator)							
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
SCK Cycle time	t _{CYC}	-	200	-	-	ns	
Serial Clock High Width	t _{SCKH}	-	60	-	-		
Serial Clock Low Width	t _{SCKL}	-	60	-	-		
Serial Output data delay time	t _{OD}	-	_	_	50		
Serial Input data setup time	t _{ID}	_	40	_	-		
Serial Input data Hold time	t _{IH}	_	100	_	_		

Figure 19-6. Serial Data Transfer Timing



Table 19-9. Main Oscillator Frequency (f_{OSC1})

(T_A = -40 $^{\circ}$ C to +85 $^{\circ}$ C, V_{DD} = 1.8 V to 5.5 V)

Oscillator	Clock Circuit	Test Condition	Min	Тур	Max	Unit
Crystal		Crystal oscillation frequency	1	_	10	MHz
Ceramic	XIN XOUT C1 C2	Ceramic oscillation frequency	1	_	10	MHz
External clock	XIN XOUT	X _{IN} input frequency	1	_	10	MHz
RC	XIN XOUT	r = 35 kΩ, V _{DD} = 5 V		2		MHz

Table 19-10. Main Oscillator Clock Stabilization Time (t_{ST1})

 $(T_A = -40 \degree C \text{ to } +85 \degree C, V_{DD} = 4.5 \text{ V to } 5.5 \text{ V})$

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	$V_{DD} = 4.5 V$ to 5.5 V	-	-	10	ms
Ceramic	Stabilization occurs when V_{DD} is equal to the minimum		-	4	ms
	oscillator voltage range.				
External clock	X_{IN} input high and low level width (t_{XH} , t_{XL})	50	-	_	ns

NOTE: Oscillation stabilization time (tST1) is the time required for the CPU clock to return to its normal oscillation

frequency after a power-on occurs, or when Stop mode is ended by a RESET signal. The RESET should therefore be held at low level until the t_{ST1} time has elapsed





Figure 19-7. Clock Timing Measurement at X_{IN}

Table 19-11	. Sub	Oscillator	Frequency	(f _{OSC2})
-------------	-------	------------	-----------	----------------------

 $(T_A = -40 \ ^{\circ}C + 85 \ ^{\circ}C, V_{DD} = 1.8 \ V \text{ to } 5.5 \ V)$

Oscillator	Clock Circuit	Test Condition	Min	Тур	Max	Unit
Crystal	XTIN XTOUT	Crystal oscillation frequency	32	32.768	35	kHz
	$\begin{array}{c} & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & $	C1 = 22 pF, C2 = 33 pF R = 39 Kohm XT_{IN} and XT_{OUT} are connected with R and C by soldering.				

Table 19-12. Sub Oscillator(crystal) Stabilization Time (t_{ST2})

 $(T_A = 25 °C)$

Oscillator	Test Condition	Min	Тур	Max	Unit
normal mode	$V_{DD} = 4.5 V$ to 5.5 V	_	250	500	ms
	$V_{DD} = 1.8 V$ to 3.0 V	-	-	2	S
strong mode	$V_{DD} = 4.5 V$ to 5.5 V	-	-	2	S
	$V_{DD} = 1.8 \text{ V} \text{ to } 3.0 \text{ V}$	-	250	500	ms

NOTE: Oscillation stabilization time (t_{ST2}) is the time required for the oscillator to it's normal oscillation when stop mode is released by interrupts. The value Typ and Max are measured by buzzer output signal after stop release. For example in voltage range of 4.5 V to 5.5 V of normal mode, we can see the buzzer output signal within 400 ms at our test condition.





Figure 19-8. Operating Voltage Range



20 MECHANICAL DATA

OVERVIEW

The KS88C2416/C2432 microcontroller is currently available in 80-pin QFP package.



Figure 20-1. 80-Pin QFP 1420C Package Dimensions





Figure 20-2. 80-Pin TQFP 1212 Package Dimensions



21 KS88P2416/P2432 OTP

OVERVIEW

The KS88P2416/P2432 single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the KS88C2416/C2432 microcontroller. It has an on-chip OTP ROM instead of a masked ROM. The EPROM is accessed by serial data format.

The KS88P2416/P2432 is fully compatible with the KS88C2416/C2432, both in function and in pin configuration. Because of its simple programming requirements, the KS88P2416/P2432 is ideal as an evaluation chip for the KS88C2416/C2432.





Figure 21-1. KS88P2416/P2432 Pin Assignments (80-QFP Package)



Main Chip			During	Programming
Pin Name	Pin Name	Pin No.	I/O	Function
P2.0	SDAT	10	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port.
P2.1	SCLK	11	I/O	Serial clock pin. Input only pin.
V _{PP}	TEST	16	I	Power supply pin for EPROM cell writing (indicates that OTP enters into the writing mode). When 12.5 V is applied, OTP is in writing mode and when 5 V is applied, OTP is in reading mode. (Option)
RESET	RESET	19	I	Chip Initialization
V _{DD} 1/V _{SS1}	V _{DD} 1/V _{SS1}	12/13	-	Logic power supply pin. V _{DD} should be tied to +5 V during programming.

Table 21-1. Descriptions of Pins Used to Read/Write the EPROM

Table 21-2. Comparison of KS88P2416/P2432 and KS88C2416/C2432 Features

Characteristic	KS88P2416/P2432	KS88C2416/C2432
Program Memory	16 K/32 Kbyte EPROM	16 K/32 Kbyte mask ROM
Operating Voltage (V _{DD})	1.8 V to 5.5 V	1.8 V to 5.5 V
OTP Programming Mode	V _{DD} = 5 V, V _{PP} (TEST) = 12.5 V	
Pin Configuration	80 QFP/80 TQFP	80 QFP/80 TQFP
EPROM Programmability	User Program 1 time	Programmed at the factory



OPERATING MODE CHARACTERISTICS

When 12.5 V is supplied to the V_{PP} (TEST) pin of the KS88P2416/P2432, the EPROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 21-3 below.

V _{DD}	V _{PP} (TEST)	REG/ MEM	Address (A15–A0)	R/W	Mode
5 V	5 V	0	0000H	1	EPROM read
	12.5 V	0	0000H	0	EPROM program
	12.5 V	0	0000H	1	EPROM verify
	12.5 V	1	0E3FH	0	EPROM read protection

Table 21-3. Operating Mode Selection Criteria

NOTE: "0" means Low level; "1" means High level.

Table 21-4. D.C Electrical Characteristics

$(T_A = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating voltage	V _{DD}	f _{CPU} = 10 MHz	2.7	_	5.5	V
		All input pins except V _{IH2, 3}	1.8	_	5.5	
Input high	V _{IH1}	Port 4,5 $V_{LCD2} \ge V_{DD}$	0.8 V _{DD}	_	V _{DD}	
voltage	V _{IH2}	X _{IN} , XT _{IN}	0.8 V _{DD}	_	V _{DD}	
	V _{IH3}	All input pins except V _{IL2}	V _{DD} - 0.1	_	V _{DD}	
Input low voltage	V _{IL1}	X _{IN} , XT _{IN}	_	_	0.2 V _{DD}	
	V _{IL2}	V _{DD} = 5 V; I _{OH} = -1 mA All output pins			0.1	
Output high voltage	V _{OH}	$V_{DD} = 5 \text{ V}; I_{OL} = 2 \text{ mA}$ All output pins	V _{DD} -1.0	_	-	
Output low voltage	V _{OL}		_	_	0.4	



Table 21-4.	D.C.	Electrical	Characteristics	(Continued)
		Liootiioui	onalaotoniotioo	(Continuada)

(T_A = -40 °C to +85 °C, V_{DD} = 1.8 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Input high leakage current	I _{LIH1}	$V_{IN} = V_{DD}$ All input pins except I _{LIH2}	-	_	3	
	I _{LIH2}	$V_{IN} = V_{DD}$ X_{IN}, XT_{IN}			20	
Input low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except I _{LIL2}	-	_	-3	
	I _{LIL2}	V _{IN} = 0 V X _{IN,} XT _{IN,} RESET			-20	uA
Output high leakage current	I _{LOH}	$V_{OUT} = V_{DD}$ All I/O pins and Output pins	-	_	3	
Output low leakage current	I _{LOL}	V _{OUT} = 0 V All I/O pins and Output pins	_	_	-3	
Oscillator feed back resistors	R _{osc1}	$V_{DD} = 5.0 \text{ V} T_{A} = 25 ^{\circ}\text{C}$ $X_{IN} = V_{DD}, X_{OUT} = 0 \text{ V}$	800	1000	1200	kΩ
Pull-up resistor	R _{L1}	$V_{IN} = 0 V; V_{DD} = 5 V \pm 10 \%$ Port 0,1,2,3,4,5 $T_A = 25^{\circ}C$	25	50	100	
	R _{L2}	$V_{IN} = 0 V; V_{DD} = 5 V \pm 10\%$ T _A =25 °C, RESET only	110	210	310	
V _{LC0} out voltage (Booster run mode)	V _{LC0}	$T_A = 25 \ ^{\circ}C \ (1/3 \ bias \ mode)$	0.9	1.0	1.1	V
		$T_A = 25 \ ^{\circ}C \ (1/2 \ \text{bias mode})$	1.4	1.5	1.7	
V _{LC1} out voltage (Booster run mode)	V _{LC1}	T _A = 25 °C	2V _{LC0} - 0.1	_	2V _{LC0} + 0.1	
V _{LC2} out voltage (Booster run mode)	V _{LC2}	T _A = 25 °C	3V _{LC0} - 0.1	_	3V _{LC0} + 0.1	
COM output voltage deviation	V _{DC}	$V_{DD} = V_{LC2} = 3 V$ (V_{LC} -COMi) IO = ± 15 µA (1 = 0-3)	_	± 60	± 120	mV
SEG output voltage deviation	V _{Ds}	$V_{DD} = V_{LC2} = 3 V$ (V_{LC} -COMi) IO = ± 15 µA (1 = 0-3)	-	± 60	± 120	



Table 21-4.	D.C.	Electrical	Characteristics	(Concluded)
-------------	------	------------	-----------------	-------------

 $(T_A = -40 \ ^{\circ}C \text{ to } + 85 \ ^{\circ}C, V_{DD} = 1.8 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current ⁽¹⁾	I _{DD1} ⁽²⁾	$V_{DD} = 5 V \pm 10 \%$ 10 MHz crystal oscillator	-	12	25	mA
		3 MHz crystal oscillator		4	10	
		$V_{DD} = 3 V \pm 10 \%$ 10 MHz crystal oscillator		3	8	
		3 MHz crystal oscillator		1	5	-
	I _{DD2}	Idle mode: $V_{DD} = 5 V \pm 10 \%$ 10 MHz crystal oscillator		3	10	
		3 MHz crystal oscillator		1.5	4	
		Idle mode: $V_{DD} = 3 V \pm 10 \%$ 10 MHz crystal oscillator		1.2	3	
		3 MHz crystal oscillator		0.5	1.5	
	I _{DD3}	Sub operating: main-osc stop $V_{DD} = 3 V \pm 10 \%$ 32768 Hz crystal oscillator	_	20	40	uA
	I _{DD4}	Sub idle mode: main-osc stop $V_{DD} = 3 V \pm 10 \%$ 32768 Hz crystal oscillator	_	7	14	-
	I _{DD5}	Main stop mode : sub-osc stop $V_{DD} = 5 V \pm 10 \%$	_	1	3	1
		V _{DD} = 3 V ± 10 %		0.5	2	1

NOTES:

- Supply current does not include current drawn through internal pull-up resistors or external output current loads. 1.
- 2.
- I_{DD} and I_{DD2} include a power consumption of subsystem oscillator. I_{DD3} and I_{DD4} are the current when the mainsystem clock oscillation stop and the subsystem clock is used. 3.
- 4. I_{DD5} is the current when the main and subsystem clock oscillation stop.



case of KS88P2416, the characteristic of V_{OH} and V_{OL} is differ with the characteristic of KS88P2432 like as bellow. Other characteristics are same each other.

Table 21-5. D.C Electrical Characteristics of KS88C2416

(T_A = -40 °C to +85 °C, V_{DD} = 1.8 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Output high voltage	V _{OH1}	$V_{DD} = 5 \text{ V}; \text{ I}_{OH} = -1 \text{ mA}$ All output pins except V_{OH2}	V _{DD} -1.0	-	-	V
	V _{OH2}	V _{DD} = 5 V; I _{OH} = -6 mA Port 3.0 only in KS88P2416	V _{DD} -0.7			
Output low voltage	V _{OL1}	V _{DD} = 5 V; I _{OL} = 2 Ma All output pins except V _{OL2}	_	_	0.4	
	V _{OL2}	V _{DD} = 5 V; I _{OH} = 12 mA Port 3.0 only in KS88P2416			0.7	





Figure 21-2. Operating Voltage Range



22 DEVELOPMENT TOOLS

OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+, for KS57, KS86, KS88 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

SHINEZD

Samsung Host Interface for In-Circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

SASM88

The SASM88 is a relocatable assembler for Samsung's KS88-series microcontrollers. The SASM88 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM88 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value "FF" is filled into the unused ROM area up to the maximum ROM size of the target device automatically.

TARGET BOARDS

Target boards are available for all KS88-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.





Figure 22-1. SMDS Product Configuration (SMDS2+)



TB882416A/2432A TARGET BOARD

The TB882416A/882432A target board is used for the KS88C2416/C2432 microcontroller. It is supported with the SMDS2+.



Figure 22-2. TB882416A2432A Target Board Configuration





Table 22-1. Power Selection Settings for TB882416A/2432A

NOTE: The following symbol in the "To User_Vcc" Setting column indicates the electrical short (off) configuration:







"To User_Vcc" Settings	Operating Mode	Comments
Device Selection 2416	TB882432A Target System	Operate with TB882432A
Device Selection 2416	TB882416A Target System	Operate with TB882416A

Table 22-3. Device Selection Settings for TB882416A/2432A

SMDS2+ SELECTION (SAM8)

In order to write data into program memory that is available in SMDS2+, the target board should be selected to be for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.

Table 22-4. The SMDS2+ Tool Selection Setting



IDLE LED

The Yellow LED is ON when the evaluation chip (KS88E2400) is in idle mode.

STOP LED

The Red LED is ON when the evaluation chip (KS88E2400) is in stop mode.





Figure 22-3. 40-Pin Connectors (J101, J102) for TB882416A/2432A



Figure 22-4. KS88E2400 Cables for 80-QFP Package

