

April 1996

CMOS LSI  
SPECTRUM SPREAD CLOCK GENERATOR

## PRODUCT FEATURES


- Generates CPU clock signals for microprocessor systems
- Reduces measured EMI by 10 dB nominal
- 4V to 6V operating supply range
- Supports CPUs from all major manufacturers.
- Wide range of selectable output frequencies including 60, 50, 48, 40, 33.3, 16.7
- Single, low-cost crystal used as reference frequency
- Glitch-free switching
- 50% duty cycle
- TTL or CMOS compatible outputs with 6 mA drive capability
- Low, short and long-term jitter
- 16 pin P-DIP and 16 Pin SOIC (300 mil body) package options

## PRODUCT DESCRIPTION


The IMISG509 is a spectrum spread clock generator specially designed for personal computers, laser printers and other digital systems. IMISG509 uses a patented concept to generate popular clock frequencies that are intentionally broadbanded to reduce electromagnetic interference. The radiated emissions, associated with either the clock, harmonics or any signals derived from the clock, normally reduced by 10 dB and could significantly reduce the cost of complying with the regulatory requirements.

PRCLK is the broadbanded output and can be programmed by the PRCLK Frequency Selection Table on Page 7. A single, low cost external crystal is required as reference frequency for the synthesizer. The output modulation function can be disabled when the SSON pin is high.

## CONNECTION DIAGRAM



## BLOCK DIAGRAM



## APPLICATIONS

IMISG509 eliminates the need for multiple oscillators and generates the CPU clock signals for personal computers, laser printers and other digital systems. Supports CPUs from all major manufacturers.

April 1996

CMOS LSI  
SPECTRUM SPREAD CLOCK GENERATOR

## PIN DESCRIPTION

**OSCin, OSCout** - These pins form an on-chip reference oscillator when connected to terminals of an external 44.2 MHz third overtone parallel resonant crystal. OSCin may also serve as an input for an externally generated CMOS level or AC coupled reference signal.

**S0, S1, and S3** - Frequency select inputs. These inputs control the PRCLK frequency selection. S0, S1, and S3 inputs control the CPU clock frequencies. All these inputs have internal pull-downs.

Table 1 shows the output frequency selection conditions.

**MPSEL** - Controls MPCLK output frequency selections. Table 2 shows the selected frequencies for MPCLK. This input has an internal pull-up.

**SSON** - This pin controls the spectrum spread function. When low, PRCLK is modulated. When high, spreading is turned off. This pin has an internal pull-up.

**LF1** - This is the control output for the clock generator. It is a single-ended, tri-state output. Component connections are shown in Figure 1A when SSON is low and in Figure 1B when SSON is high.

**MPCLK** - This is a non modulated output. This output can be programmed to be 3.7 MHz to 11.06 MHz. The selection of these frequencies are controlled by the MPSEL pin shown in Table 2.

**PRCLK** - Output from the spectrum spread clock generator. Frequency selection is shown on Table 1. When the SSON pin is high, outputs are not modulated. When SSON is low, spectrum spread function is enabled.

**VSS** - Circuit ground.  
**VDD** - Positive power supply.  
**AVSS** - Analog circuit ground.  
**AVDD** - Analog positive power supply.

MPCLK FREQUENCY SELECTION			
INPUTS			OUTPUT
MPSEL	S1	S0	MPCLK
0		X	3.7 MHz
1	X	X	11.06 MHz

TABLE 2




FIGURE 1A




FIGURE 1B

PCLK FREQUENCY SELECTION			
INPUTS			OUTPUT
S3	S1	S0	MPCLK
0	0	0	N/A
0	0	1	16.7 MHz
0	1	0	33.3 MHz
0	1	1	40.0 MHz
1		0	48 MHz
1	0	1	50 MHz
1	1	0	50 MHz
1	1	1	60 MHz

TABLE 1

April 1996

**CMOS LSI  
SPECTRUM SPREAD CLOCK GENERATOR**

## MAXIMUM RATINGS

Voltage Relative to VSS	-0.3
Voltage Relative to VDD	0.3V
Storage Temperature:	-65° to +150°C
Ambient Temperature:	-0°C to + 70°C
Maximum supply voltage:	7.0V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

$$VSS < (V_{in} \text{ or } V_{out}) < VDD$$

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units
Input Low Voltage	VIL	-	-	0.8	Vdc
Input High Voltage	VIH	2.0	-	-	Vdc
Input Low Current with Input/ Pull-down	IIH/IIl	-	-	10/100	µA
Output Low Voltage IOL = 6mA	VOL	-	-	0.4	Vdc
Output High Voltage IOH = 6mA	VOH	2.5	-	-	Vdc
Tri-State Leakage Current	IOZ	-	-	10	µA
Static Supply Current	IDD	-	-	250	µA
Dynamic Supply Current	ICC	-	25	30	mA
Short Circuit Current	ISC	25	-	-	mA

VDD = 5V ± 10%, TA = 0°C to +70°C

April 1996

CMOS LSI  
SPECTRUM SPREAD CLOCK GENERATOR

## SWITCHING CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units
Output Rise and Fall Time Measured at 10% - 90% of VDD	tTLH, tTHL	-	-	5	ns
Output Rise and Fall Time Measured at 0.8V - 2.0V	tTLH, tTHL	-	-	3	ns
Output Duty Cycles	TsymF1	-	-	45/55	%
Peak-to-Peak Jitter One Sigma	Tj1s	-	-	2	% of Fout

*VDD = 5V ± 10%, TA = 0°C to 70°C, CL = 15 pF*

## OSCILLATOR CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units	Conditions
Transconductance	g <sub>m</sub>	-	80	180	millimhos	@ 44.2 MHz
Output Impedance	Z <sub>o</sub>	-	200	800	ohms	@ 44.2 MHz
Input Capacitance	C <sub>i</sub>	-	13	18	pf	-
Output Capacitance	C <sub>o</sub>	3	6	9	pf	-
DC Bias Voltage	V <sub>B</sub>	1.5	VDD/2	3.5	Volt	-
Start-up Time	T <sub>st</sub>	-	-	2	ms	@ VDD = 4.5V
Duty Cycle	TsymF1	-	-	45/55	%	-
Input Rise Time OSCin	ICLKr	-	-	20	ns	-
Input Fall Time OSCin	ICLKf	-	-	20	ns	-


## VCO CHARACTERISTICS

Characteristic	Symbol	Min	Typ	Max	Units	Conditions
VCO Gain	K <sub>o</sub>	35	55	65	MHz/volt	ΔF/ΔV Measured with VCO Control at 2V - 3V
Phase Detector Gain	K <sub>d</sub>	100	145	200	μA	

April 1996

CMOS LSI  
SPECTRUM SPREAD CLOCK GENERATOR

## EXTERNAL CONNECTIONS




NOTE: KEEP C3, C4, C5, C6 CLOSE TO THEIR PINS (4, 11, 13, 10, 9 RESPECTIVELY).

April 1996

CMOS LSI  
SPECTRUM SPREAD CLOCK GENERATOR

## PACKAGE DRAWING AND DIMENSIONS




SOIC package (300 mil)

### 16 PIN SOIC OUTLINE DIMENSIONS

SYMBOL	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.097	0.101	0.104	2.50	2.56	2.64
A <sub>1</sub>	0.009	0.009	0.010	0.060	0.22	0.38
A <sub>2</sub>	0.090	0.092	0.111	2.29	2.34	2.39
B	0.014	0.014	0.019	0.35	0.41	0.48
C	0.0091	0.010	0.0125	0.23	0.25	0.32
D	0.299	0.407	0.412	10.13	10.34	10.46
E	0.285	0.296	0.299	7.24	7.52	7.59
e	0.050 BSC			1.27 BSC		
H	0.300	0.406	0.410	10.16	10.31	10.41
a	0°	5°	10°	0°	5°	10°
L	0.024	0.032	0.040	0.61	0.81	1.02

### 16-PIN PLASTIC DIP DIMENSIONS

SYMBOL	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.150	0.160	0.170	3.81	4.06	4.318
A <sub>1</sub>	0.015	-	-	0.381	-	-
B	0.016	0.018	0.020	0.40	0.45	0.50
B <sub>1</sub>	0.056	0.059	0.062	1.47	1.52	1.57
B <sub>2</sub>	0.046	0.049	0.052	1.17	1.24	1.32
C	0.008	0.010	0.012	0.20	0.25	0.30
D	0.748	0.750	0.752	19.00	19.05	19.10
E	0.300	0.312	0.325	7.62	7.924	8.255
E <sub>1</sub>	0.240	0.252	0.260	6.096	6.49	6.604
E <sub>2</sub>	0.335	0.345	0.355	8.51	8.76	9.01
e <sub>1</sub>	0.100 BSC			2.54 BSC		
L	0.25	0.230	0.135	3.175	3.30	3.429
a	0°	7°	15°	0°	7°	15°
Q <sub>1</sub>	0.059	0.060	0.061	1.50	1.53	1.55
Q <sub>2</sub>	0.128	0.130	0.132	3.25	3.30	3.35
S	0.073	0.075	0.077	1.85	1.90	1.95



# IMISG509

# REDUCED EMI CLOCK CHIP

April 1996

CMOS LSI  
SPECTRUM SPREAD CLOCK GENERATOR

## ORDERING INFORMATION

Part Number	Package Type	Production Flow
IMISG509xPB	16 Pin Plastic Dip	Commercial, 0°C to + 70°C
IMISG509xB	16 Pin SOIC	Commercial, 0°C to + 70°C

Note: The "x" following the IMI Device Number denotes the device revision. The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking: Example: IMI  
SG509xPB  
Date Code, Lot #

### IMISG509xPB

