

## TrilithIC


## BTS 781 GP

### Target Data Sheet

#### 1 Overview

##### 1.1 Features

- Quad D-MOS switch driver
- Free configurable as bridge or quad-switch
- Optimized for DC motor management applications
- Low  $R_{DS\ ON}$ : 35 mΩ high-side switch, 15 mΩ low-side switch (typical values @ 25 °C)
- Maximum peak current: typ. tbd A @ 25 °C
- Very low quiescent current: typ. 5 µA @ 25 °C
- Small outline, thermal optimized PowerPak
- Load and GND-short-circuit-protection
- Operates up to 40 V
- Status flag for over temperature
- Open load detection in Off-mode
- Overtemperature shut down with hysteresis
- Internal clamp diodes
- Isolated sources for external current sensing
- Under-voltage detection with hysteresis



Type	Ordering Code	Package
BTS 781 GP	on request	P-T0263-15-1

##### 1.2 Description

The **BTS 781 GP** is part of the **TrilithIC** family containing three dies in one package: One double high-side switch and two low-side switches. The drains of these three vertical DMOS chips are mounted on separated leadframes. The sources are connected to individual pins, so the **BTS 781 GP** can be used in H-bridge- as well as in any other configuration. The double high-side is manufactured in **SMART SIPMOS®** technology which combines low  $R_{DS\ ON}$  vertical DMOS power stages with CMOS control circuitry. The high-side switch is fully protected and contains the control and diagnosis circuitry. To achieve low  $R_{DS\ ON}$  and fast switching performance, the low-side switches are manufactured in **S-FET 2** logic level technology. The equivalent standard product is the **SPD30N06S2L-16**.

### 1.3 Pin Configuration (top view)





Figure 1

#### 1.4 Pin Definitions and Functions

Pin No.	Symbol	Function
1	NC	Not connected
<b>2</b>	<b>SL1</b>	<b>Source of low-side switch 1</b>
3	IL1	Analog input of low-side switch 1
4	NC	Not connected
5	IH1	Digital input of high-side switch 1
6	ST1	Status of high-side switch 1; open Drain output
<b>7</b>	<b>SH1</b>	<b>Source of high-side switch 1</b>
<b>8</b>	<b>DHVS</b>	<b>Drain of high-side switches and power supply voltage</b>
9	GND	Ground of high-side switches
10	IH2	Digital input of high-side switch 2
11	ST2	Status of high-side switch 2; open Drain output
<b>12</b>	<b>SH2</b>	<b>Source of high-side switch 2</b>
<b>13</b>	<b>SL2</b>	<b>Source of low-side switch 2</b>
14	NC	Not connected
15	IL2	Analog input of low-side switch 2
<b>16</b>	<b>DL2</b>	<b>Drain of low-side switch 2</b> <b>Heat-Slug 3 or Heat-Dissipator</b>
<b>17</b>	<b>DHVS</b>	<b>Drain of high-side switches and power supply voltage</b> <b>Heat-Slug 2 or Heat-Dissipator</b>
<b>18</b>	<b>DL1</b>	<b>Drain of low-side switch 1</b> <b>Heat-Slug 1 or Heat-Dissipator</b>

Pins written in **bold type** need power wiring.

## 1.5 Functional Block Diagram



**Figure 2**  
**Block Diagram**

## 1.6 Circuit Description

### Input Circuit

The control inputs IH1,2 consist of TTL/CMOS compatible Schmitt-Triggers with hysteresis. Buffer amplifiers are driven by these stages and convert the logic signal into the necessary form for driving the power output stages. The inputs are protected by ESD clamp-diodes.

The inputs IL1 and IL2 are connected to the gates of the standard N-channel vertical power-MOS-FETs.

### Output Stages

The output stages consist of a low  $R_{DS\text{ ON}}$  Power-MOS H-bridge. In H-bridge configuration, the D-MOS body diodes can be used for freewheeling when commutating inductive loads. If the high-side switches are used as single switches, positive and negative voltage spikes which occur when driving inductive loads are limited by integrated power clamp diodes.

### Short Circuit Protection

The outputs are protected against

- output short circuit to ground
- overload (load short circuit).

An internal OP-Amp controls the Drain-Source-Voltage by comparing the DS-Voltage-Drop with an internal reference voltage. Above this trippoint the OP-Amp reduces the output current depending on the junction temperature and the drop voltage.

In the case of overloaded high-side switches the status output is set to low.

### Overtemperature Protection

The high-side switches incorporate an overtemperature protection circuit with hysteresis which switches off the output transistors and sets the status output to low.

### Undervoltage-Lockout (UVLO)

When  $V_s$  reaches the switch-on voltage  $V_{UVON}$  the IC becomes active with a hysteresis. The High-Side output transistors are switched off if the supply voltage  $V_s$  drops below the switch off value  $V_{UVOFF}$ .

### Open Load Detection

Open load is detected by voltage measurement in Off state. If the output voltage exceeds a specified level the error flag is set with a delay.

## Status Flag

The two status flag outputs are an open drain output with Zener-diode which require a pull-up resistor, c.f. the application circuit on page 15. ST1 and ST2 provide separate diagnosis for each high-side switch. Various errors as listed in the table "Diagnosis" are detected by switching the open drain output ST1/2 to low. Forward current in the integrated body diode of the highside switch may cause undefined voltage levels at the corresponding status output. The open load detection can be used to detect a short to Vs as long as both lowside switches are off and  $R_{OL}$  is disconnected from 5V by BCR192W.

## 2 Truthtable and Diagnosis (valid only for the High-Side-Switches)

Flag	IH1	IH2	SH1	SH2	ST1	ST2	Remarks
	Inputs		Outputs				
Normal operation; identical with functional truth table	0	0	L	L	1	1	stand-by mode
	0	1	L	H	1	1	switch2 active
	1	0	H	L	1	1	switch1 active
	1	1	H	H	1	1	both switches active
Open load at high-side switch 1	0	X	Z	X	0	1	detected
	1	X	H	X	1	1	
Open load at high-side switch 2	X	0	X	Z	1	0	detected
	X	1	X	H	1	1	
Overtemperature high-side switch1	0	X	L	X	1	1	
	1	X	L	X	0	1	detected
Overtemperature high-side switch2	X	0	X	L	1	1	
	X	1	X	L	1	0	detected
Overtemperature both high-side switches	0	0	L	L	1	1	
	X	1	L	L	1	0	detected
	1	X	L	L	0	1	detected
Undervoltage	X	X	L	L	1	1	not detected

Inputs:

0 = Logic LOW

1 = Logic HIGH

X = don't care

Outputs:

Z = Output in tristate condition

L = Output in sink condition

H = Output in source condition

X = Voltage level undefined

Status:

1 = No error

0 = Error

### 3 Electrical Characteristics

#### 3.1 Absolute Maximum Ratings

$-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

#### High-Side-Switches (Pins DHVS, IH1,2 and SH1,2)

Supply voltage	$V_s$	-0.3	42	V	-
Supply voltage for full short circuit protection	$V_{s(\text{SCP})}$		tbd	V	-
HS-drain current	$I_s$	-10	*	A	$T_c = 125^{\circ}\text{C}$ ; DC
HS-input current	$I_{ih}$	-5	5	mA	Pin IH1 and IH2
HS-input voltage	$V_{ih}$	-10	16	V	Pin IH1 and IH2

Note: \* internally limited

#### Status Output ST (Pins ST1 and ST2)

Status pull up voltage	$V_{st}$	-0.3	5.4	V	-
Status Output current	$I_{st}$	-5	5	mA	Pin ST1 or ST2

#### Low-Side-Switches (Pins DL1,2, IL1,2 and SL1,2)

Drain- source break down voltage	$V_{DSL}$	55	-	V	$V_{IL} = 0 \text{ V}; I_D \leq 1 \text{ mA}$
LS-drain current	$I_{DL}$	-tbd	20	A	$T_c = 125^{\circ}\text{C}$ ; DC
LS-drain current $T_c = 85^{\circ}\text{C}$	$I_{DL}$	-	25	A	$t < 100 \text{ ms}; v < 0.1$
		-	tbd	A	$t < 1 \text{ ms}; v < 0.1$
LS-input voltage	$V_{IL}$	-20	20	V	Pin IL1 and IL2

#### Temperatures

Junction temperature	$T_j$	-40	150	$^{\circ}\text{C}$	-
Storage temperature	$T_{stg}$	-55	150	$^{\circ}\text{C}$	-

### 3.1 Absolute Maximum Ratings (cont'd)

$-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		

#### Thermal Resistances (one HS-LS-Path active)

LS-junction case	$R_{\text{thjC L}}$	—	tbd	K/W	
HS-junction case	$R_{\text{thjC H}}$	—	tbd	K/W	
Junction ambient $R_{\text{thja}} = T_j(\text{HS})/(P_{(\text{HS})}+P_{(\text{LS})})$	$R_{\text{thja}}$	—	26	K/W	device soldered to reference PCB with 6 cm <sup>2</sup> cooling area

#### ESD Protection (Human Body Model acc. MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 - 1993)

Input LS-Switch	$V_{\text{ESD}}$	0.5	kV	
Input HS-Switch	$V_{\text{ESD}}$	1	kV	
Status HS-Switch	$V_{\text{ESD}}$	2	kV	
Output LS and HS-Switch	$V_{\text{ESD}}$	8	kV	all other pins connected to Ground

*Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.*

### 3.2 Operating Range

$-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	$V_s$	$V_{\text{UVOFF}}$	42	V	After $V_s$ rising above $V_{\text{UVON}}$
Input voltages HS	$V_{\text{IH}}$	— 0.3	15	V	—
Input voltages LS	$V_{\text{IL}}$	— 0.3	20	V	—
Status output current	$I_{\text{ST}}$	0	2	mA	—
Junction temperature	$T_{\text{jHS}}$	— 40	150	°C	—

*Note: In the operating range the functions given in the circuit description are fulfilled.*

### 3.3 Electrical Characteristics

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ ;  $8 \text{ V} < V_s < 18 \text{ V}$   
unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

#### Current Consumption HS-switch

Quiescent current	$I_{SQ}$	—	5	8	$\mu\text{A}$	$I_{H1} = I_{H2} = 0 \text{ V}$ $T_j = 25^\circ\text{C}$
		—	—	tbd	$\mu\text{A}$	$I_{H1} = I_{H2} = 0 \text{ V}$
Supply current	$I_s$	—	2	3.5	$\text{mA}$	$I_{H1}$ or $I_{H2} = 5 \text{ V}$
		—	4	7	$\text{mA}$	$I_{H1}$ and $I_{H2} = 5 \text{ V}$
Leakage current of highside switch	$I_{SH\text{ LK}}$	—	—	6	$\mu\text{A}$	$V_{IH} = V_{SH} = 0 \text{ V}$
Leakage current through logic GND in free wheeling condition	$I_{LKCL} = I_{FH} + I_{SH}$	—	—	10	$\text{mA}$	$I_{FH} = 3 \text{ A}$

#### Current Consumption LS-switch

Input current	$I_{IL}$	—	10	100	nA	$V_{IL} = 20 \text{ V}$ ; $V_{DSL} = 0 \text{ V}$ $T_j = 25^\circ\text{C}$
Leakage current of lowside switch	$I_{DL\text{ LK}}$	—	—	10	$\mu\text{A}$	$V_{IL} = 0 \text{ V}$ $V_{DSL} = 40 \text{ V}$

#### Under Voltage Lockout (UVLO) HS-switch

Switch-ON voltage	$V_{UVON}$	—	—	5	V	$V_s$ increasing
Switch-OFF voltage	$V_{UVOFF}$	1.8	—	4.5	V	$V_s$ decreasing
Switch ON/OFF hysteresis	$V_{UVHY}$	—	1	—	V	$V_{UVON} - V_{UVOFF}$

### 3.3 Electrical Characteristics (cont'd)

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$ ;  $-40 \text{ }^\circ\text{C} < T_j < 150 \text{ }^\circ\text{C}$ ;  $8 \text{ V} < V_s < 18 \text{ V}$   
unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

#### Output stages

Inverse diode of high-side switch; Forward-voltage	$V_{FH}$	—	0.8	1.2	V	$I_{FH} = 3 \text{ A}$
Inverse diode of lowside switch; Forward-voltage	$V_{FL}$	—	0.8	1.2	V	$I_{FL} = 3 \text{ A}$
Static drain-source on-resistance of highside switch	$R_{DS \text{ ON H}}$	—	26	35	$\text{m}\Omega$	$I_{SH} = 3 \text{ A}$ $T_j = 25 \text{ }^\circ\text{C}$
Static drain-source on-resistance of lowside switch	$R_{DS \text{ ON L}}$	—	13	15	$\text{m}\Omega$	$I_{SL} = 3 \text{ A};$ $V_{IL} = 5 \text{ V}$ $T_j = 25 \text{ }^\circ\text{C}$
Static path on-resistance	$R_{DS \text{ ON}}$	—	—	100	$\text{m}\Omega$	$R_{DS \text{ ON H}} + R_{DS \text{ ON L}}$ $I_{SH} = 3 \text{ A};$

#### Short Circuit of highside switch to GND

Initial peak SC current	$I_{SCP \text{ H}}$	tbd	48	tbd	A	$T_j = -40 \text{ }^\circ\text{C}$
Initial peak SC current	$I_{SCP \text{ H}}$	tbd	42	tbd	A	$T_j = +25 \text{ }^\circ\text{C}$
Initial peak SC current	$I_{SCP \text{ H}}$	25	32	tbd	A	$T_j = +150 \text{ }^\circ\text{C}$

#### Short Circuit of highside switch to $V_s$

Output pull-down-resistor	$R_o$	tbd	14	tbd	$\text{k}\Omega$	$V_{DSL} = 3 \text{ V}$
---------------------------	-------	-----	----	-----	------------------	-------------------------

#### Thermal Shutdown

Thermal shutdown junction temperature	$T_{jSD}$	155	180	190	$^\circ\text{C}$	—
Thermal switch-on junction temperature	$T_{jSO}$	150	170	180	$^\circ\text{C}$	—
Temperature hysteresis	$\Delta T$	—	10	—	$^\circ\text{C}$	$\Delta T = T_{jSD} - T_{jSO}$

### 3.3 Electrical Characteristics (cont'd)

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ ;  $8 \text{ V} < V_s < 18 \text{ V}$   
unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

#### Status Flag Output ST of highside switch

Low output voltage	$V_{STL}$	—	0.2	0.6	V	$I_{ST} = 1.6 \text{ mA}$
Leakage current	$I_{STLK}$	—	—	10	$\mu\text{A}$	$V_{ST} = 5 \text{ V}$
Zener-limit-voltage	$V_{STZ}$	5.4	—	—	V	$I_{ST} = 1.6 \text{ mA}$
Status change after positive input slope with open load	$t_{d(SToffo+)}$	—	—	20	$\mu\text{s}$	
Status change after negative input slope with open load	$t_{d(SToffo-)}$	—	—	500	$\mu\text{s}$	
Status change after positive input slope with overtemperature	$t_{d(STofft+)}$	—	—	tbd	$\mu\text{s}$	
Status change after negative input slope with overtemperature	$t_{d(STofft-)}$	—	—	tbd	$\mu\text{s}$	

Note: times are guaranteed by design

#### Open load detection in Off condition

Open load detection voltage	$V_{OUT(OL)}$	1.8	2.8	3.5	V	
-----------------------------	---------------	-----	-----	-----	---	--

### 3.3 Electrical Characteristics (cont'd)

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ ;  $8 \text{ V} < V_s < 18 \text{ V}$   
unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

#### Switching times of highside switch

Turn-ON-time; to 90% $V_{SH}$	$t_{ON}$	—	100	tbd	μs	$R_{Load} = 12 \Omega$ $V_s = 12 \text{ V}$
Turn-OFF-time; to 10% $V_{SH}$	$t_{OFF}$	—	120	tbd	μs	$R_{Load} = 12 \Omega$ $V_s = 12 \text{ V}$
Slew rate on 10 to 30% $V_{SH}$	$dV/dt_{ON}$	—	0.5	—	V/μs	$R_{Load} = 12 \Omega$ $V_s = 12 \text{ V}$
Slew rate off 70 to 40% $V_{SH}$	$-dV/dt_{OFF}$	—	0.7	—	V/μs	$R_{Load} = 12 \Omega$ $V_s = 12 \text{ V}$

Note: switching times are guaranteed by design

#### Switching times of low-side switch

Turn-ON delay time; $V_{IL} = 5\text{V}$ ; $R_G = 16\Omega$	$t_{d\_ON\_L}$	—		tbd	ns	resistive load $I_{SL} = 10 \text{ A}$ ; $V_s = 12 \text{ V}$
Switch-ON time; $V_{IL} = 5\text{V}$ ; $R_G = 16\Omega$	$t_{ON\_L}$	—		tbd	ns	resistive load $I_{SL} = 10 \text{ A}$ ; $V_s = 12 \text{ V}$
Switch-OFF delay time; $V_{IL} = 5\text{V}$ ; $R_G = 16\Omega$	$t_{d\_OFF\_L}$	—		tbd	ns	resistive load $I_{SL} = 10 \text{ A}$ ; $V_s = 12 \text{ V}$
Switch-OFF time; $V_{IL} = 5\text{V}$ ; $R_G = 16\Omega$	$t_{OFF\_L}$	—		tbd	ns	resistive load $I_{SL} = 10 \text{ A}$ ; $V_s = 12 \text{ V}$
Input to source charge;	$Q_{IS}$	—		tbd	nC	$I_{SL} = 10 \text{ A}$ ; $V_s = 40 \text{ V}$
Input to drain charge;	$Q_{ID}$	—		tbd	nC	$I_{SL} = 10 \text{ A}$ ; $V_s = 40 \text{ V}$
Input charge total;	$Q_I$	—		tbd	nC	$I_{SL} = 10 \text{ A}$ ; $V_s = 40 \text{ V}$ $V_{IL} = 0 \text{ to } 10 \text{ V}$
Input plateau voltage;	$V_{(plateau)}$	—	tbd	—	V	$I_{SL} = 10 \text{ A}$ ; $V_s = 40 \text{ V}$

Note: switching times and input charges are guaranteed by design

### 3.3 Electrical Characteristics (cont'd)

$I_{SH1} = I_{SH2} = I_{SL1} = I_{SL2} = 0 \text{ A}$ ;  $-40^\circ\text{C} < T_j < 150^\circ\text{C}$ ;  $8 \text{ V} < V_s < 18 \text{ V}$   
unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		


#### Control Inputs of highside switches IH 1, 2

H-input voltage	$V_{IH\ High}$	—	—	2.5	V	—
L-input voltage	$V_{IH\ Low}$	1	—	—	V	—
Input voltage hysteresis	$V_{IH\ HY}$	—	0.5	—	V	—
H-input current	$I_{IH\ High}$	15	30	60	$\mu\text{A}$	$V_{IH} = 5 \text{ V}$
L-input current	$I_{IH\ Low}$	5	14	20	$\mu\text{A}$	$V_{IH} = 0.4 \text{ V}$
Input series resistance	$R_I$	2.7	4	5.5	k $\Omega$	—
Zener limit voltage	$V_{IH\ Z}$	5.4	—	—	V	$I_{IH} = 1.6 \text{ mA}$

#### Control Inputs IL1, 2


Gate-threshold-voltage	$V_{IL\ th}$	tbd	1.7	tbd	V	$I_{DL} = 1 \text{ mA}$
------------------------	--------------	-----	-----	-----	---	-------------------------

*Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at  $T_A = 25^\circ\text{C}$  and the given supply voltage.*



**Figure 3**  
**Test Circuit**

HS-Source-Current	Named during Short Circuit	Named during Leakage-Cond.
$I_{SH1,2}$	$I_{SCP\ H}$	$I_{DL\ LK}$




**Figure 4**  
**Application Circuit**

## 4 Package Outlines

### P-TO263-15-1

(Plastic Transistor Single Outline Package)



<sup>1)</sup> Typical

All metal surfaces tin plated, except area of cut.

GPT09151

GPS05123

### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

**Published by**  
**Infineon Technologies AG,**  
**Bereichs Kommunikation**  
**St.-Martin-Strasse 53,**  
**D-81541 München**  
**© Infineon Technologies AG 1999**  
**All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.