

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

---

# HD74CDCF2509B

140 MHz, 0 to 85°C Operation  
3.3-V Phase-lock Loop Clock Driver



ADE-205-224H (Z)  
9th. Edition  
March 2001

---

## Description

The HD74CDCF2509B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The HD74CDCF2509B operates at 3.3 V  $V_{CC}$  and is designed to drive up to five clock loads per output.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the HD74CDCF2509B does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, HD74CDCF2509B requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals.

## Features

- Supports PC133 and meets “PC SDRAM registered DIMM specification, Rev. 1.1”
- Phase-lock loop clock distribution for synchronous DRAM applications
- External feedback (FBIN) pin is used to synchronize the outputs to the clock input
- No external RC network required
- Support spread spectrum clock (SSC) synthesizers
- Supports frequencies up to 140 MHz
- 0 to 85°C operating range

## Function Table


Inputs			Outputs		
1G	2G	CLK	1Y (0:4)	2Y (0:3)	FBOUT
X	X	L	L	L	L
L	L	H	L	L	H
L	H	H	L	H	H
H	L	H	H	L	H
H	H	H	H	H	H

H : High level

L : Low level

X : Immaterial

## Pin Arrangement



(Top view)

## Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{CC}$	-0.5 to 4.6	V	
Input voltage <sup>*1</sup>	$V_I$	-0.5 to 6.5	V	
Output voltage <sup>*1,2</sup>	$V_O$	-0.5 to $V_{CC} + 0.5$	V	
Input clamp current	$I_{IK}$	-50	mA	$V_I < 0$
Output clamp current	$I_{OK}$	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	$I_O$	±50	mA	$V_O = 0$ to $V_{CC}$
Supply current	$I_{CC}$ or $I_{GND}$	±100	mA	
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air) <sup>*3</sup>	$P_T$	0.7	W	
Storage temperature	$T_{stg}$	-65 to +150	°C	

Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.


1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## Recommended Operating Conditions

Item	Symbol	Min	Typ	Max	Unit	Conditions
Supply voltage	$V_{CC}$	3.0	—	3.6	V	
Input voltage	$V_{IH}$	2.0	—	—	V	
	$V_{IL}$	—	—	0.8		
	$V_I$	0	—	$V_{CC}$		
Output current	$I_{OH}$	—	—	-12	mA	
	$I_{OL}$	—	—	12		
Operating temperature	$T_a$	0	—	85	°C	

Note: Unused inputs must be held high or low to prevent them from floating.

## Logic Diagram



**Pin Function**

Pin name	No.	Type	Description
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the HD74CDCF2509B clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	11	I	Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.
2G	14	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
FBOUT	12	O	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.
1Y(0:4)	3, 4, 5, 8, 9	O	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic low state by deasserting the 1G control input.
2Y(0:3)	16, 17, 20, 21	O	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic low state by deasserting the 2G control input.
AV <sub>CC</sub>	23	Power	Analog power supply. AV <sub>CC</sub> provides the power reference for the analog circuitry. In addition, AV <sub>CC</sub> can be used to bypass the PLL for test purposes. When AV <sub>CC</sub> is strapped to ground, PLL is bypassed. This bypass mode is used for Hitachi test.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
V <sub>CC</sub>	2, 10, 15, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground

## Electrical Characteristics

Item	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions
Input clamp voltage	$V_{IK}$	—	—	-1.2	V	$V_{CC} = 3\text{ V}$ , $I_I = -18\text{ mA}$
Output voltage	$V_{OH}$	$V_{CC}-0.2$	—	—	V	$V_{CC} = \text{Min to Max}$ , $I_{OH} = -100\text{ }\mu\text{A}$
		2.1	—	—		$V_{CC} = 3\text{ V}$ , $I_{OH} = -12\text{ mA}$
		2.4	—	—		$V_{CC} = 3\text{ V}$ , $I_{OH} = -6\text{ mA}$
	$V_{OL}$	—	—	0.2		$V_{CC} = \text{Min to Max}$ , $I_{OL} = 100\text{ }\mu\text{A}$
		—	—	0.8		$V_{CC} = 3\text{ V}$ , $I_{OL} = 12\text{ mA}$
		—	—	0.55		$V_{CC} = 3\text{ V}$ , $I_{OL} = 6\text{ mA}$
Input current	$I_{IN}$	—	—	$\pm 5$	$\mu\text{A}$	$V_{CC} = 3.6\text{ V}$ , $V_{IN} = V_{CC}$ or GND
Quiescent supply current	$I_{CC}$	—	—	10	$\mu\text{A}$	$A_{V_{CC}} = \text{GND}$ , $V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND, $I_O = 0$
	$\Delta I_{CC}$	—	—	500	$\mu\text{A}$	$A_{V_{CC}} = \text{GND}$ , $V_{CC} = 3.3$ to $3.6\text{ V}$ One input at $V_{CC}-0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND
Input capacitance	$C_{IN}$	—	4	—	pF	$V_{CC} = 3.3\text{ V}$ , $V_I = V_{CC}$ or GND
Output capacitance	$C_O$	—	6	—	pF	$V_{CC} = 3.3\text{ V}$ , $V_O = V_{CC}$ or GND

Note: 1. For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.



**Switching Characteristics** ( $C_L = 25 \text{ pF}$ ,  $T_a = 0 \text{ to } 85^\circ\text{C}$ )

Item	Symbol	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			Unit	From (Input)	To (Output)
		Min	Typ	Max			
Phase error time	$t_{pe}$	-125	—	125	ps	CLKIN $\uparrow$ = 133 MHz	FBIN $\uparrow$
Between output pins skew <sup>*1</sup>	$t_{sk(O)}$	—	—	150	ps	Any Y or FBOU $\uparrow$ , F (clkin = 133 MHz)	Any Y or FBOU
Cycle to cycle jitter		-75	—	75	ps	F (clkin = 133 MHz)	Any Y or FBOU
Duty cycle		45	—	55	%	F (clkin = 133 MHz)	Any Y or FBOU
Slew rate		5.0	—	1.0	volts/ns		Any Y or FBOU
Analog power supply rejection (DC to 10 MHz)	$V_{psr}$ <sup>*2</sup>	100	—	—	mV <sub>P-P</sub>		$AV_{CC}$

Notes: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.


1. The  $t_{sk(O)}$  specification is only valid for equal loading of all outputs.
2. This parameter is characterized but not tested.

**Timing requirements**

Item	Symbol	Min	Max	Unit	Test Conditions
Input clock frequency	$f_{clock}$	50	140	MHz	
Input clock duty cycle		40	60	%	
Stabilization time <sup>*1</sup>		—	1	ms	After power up


Note: 1. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

## Test Circuit




Note: 1.  $C_L$  includes probe and jig capacitance.

## Waveforms – 1




- Notes:
1. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 100 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 1.2 \text{ ns}$ ,  $t_f = 1.2 \text{ ns}$ .
  2. The outputs are measured one at a time with one transition per measurement.

Waveforms – 2



## Package Dimensions

Unit : mm



Dimension including the plating thickness  
Base material dimension

Hitachi Code	TTP-24DB
JEDEC	—
EIAJ	—
Weight (reference value)	0.08 g

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

## Hitachi, Ltd.

Semiconductor & Integrated Circuits.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	:	<a href="http://semiconductor.hitachi.com/">http://semiconductor.hitachi.com/</a>
	Europe	:	<a href="http://www.hitachi-eu.com/hel/ecg">http://www.hitachi-eu.com/hel/ecg</a>
	Asia	:	<a href="http://sicapac.hitachi-asia.com">http://sicapac.hitachi-asia.com</a>
	Japan	:	<a href="http://www.hitachi.co.jp/Sicd/indx.htm">http://www.hitachi.co.jp/Sicd/indx.htm</a>

### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223	Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 585200
---	---

Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00
--

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00, Singapore 049318 Tel: <65>-538-6533/538-8577 Fax: <65>-538-6933/538-3877 URL: <a href="http://www.hitachi.com.sg">http://www.hitachi.com.sg</a>
---

Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road, Hung-Kuo Building, Taipei (105), Taiwan Tel: <886>-(2)-2718-3666 Fax: <886>-(2)-2718-8180 Telex: 23222 HAS-TP URL: <a href="http://www.hitachi.com.tw">http://www.hitachi.com.tw</a>
---

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852>-(2)-735-9218 Fax: <852>-(2)-730-0281 URL: <a href="http://semiconductor.hitachi.com.hk">http://semiconductor.hitachi.com.hk</a>
--

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan.

Colophon 3.0