
HD74LV245A

Octal Bus Transceivers with 3-state Outputs

HITACHI

ADE-205-247 (Z)

1st Edition
March 1999

Description

The HD74LV245A has eight buffers with three-state outputs in a 20-pin package. When DIR is high, data is transferred from the A inputs to the B outputs, and when DIR is low, data is transferred from the B inputs to the A outputs. The A and B buses are separated by making the enable input (OE) high level. Low-voltage operation is suitable for battery-powered products (e.g., notebook computers), and the low power consumption extends the battery life.

Features

- $V_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$ operation
- All inputs V_{IH} (Max.) = 5.5 V (@ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$)
- All outputs V_O (Max.) = 5.5 V (@ $V_{CC} = 0 \text{ V}$)
- Typical V_{OL} ground bounce < 0.8 V (@ $V_{CC} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- Typical V_{OH} undershoot > 2.3 V (@ $V_{CC} = 3.3 \text{ V}$, $T_a = 25^\circ\text{C}$)
- Output current $\pm 8 \text{ mA}$ (@ $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$), $\pm 16 \text{ mA}$ (@ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$)

Function Table

Inputs

OE	DIR	Operation
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation


Note: H: High level

L: Low level

X: Immaterial

HD74LV245A

Pin Arrangement



(Top view)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CC}	−0.5 to 7.0	V	
Input voltage range ^{*1}	V _I	−0.5 to 7.0	V	
Output voltage range ^{*1, *2}	V _O	−0.5 to V _{CC} + 0.5 −0.5 to 7.0	V	Output: H or L V _{CC} : OFF or Output: Z
Input clamp current	I _{IK}	−20	mA	V _I < 0
Output clamp current	I _{OK}	±50	mA	V _O < 0 or V _O > V _{CC}
Continuous output current	I _O	±35	mA	V _O = 0 to V _{CC}
Continuous current through V _{CC} or GND	I _{CC} or I _{GND}	±70	mA	
Maximum power dissipation at Ta = 25°C (in still air) ^{*3}	P _T	835 757	mW	SOP TSSOP
Storage temperature	T _{STG}	−65 to 150	°C	

Notes: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time..


1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The data above are measured by ΔV_{BE} method mounting on glass epoxy board (40 × 40 × 1.6 mm) with 10% of wiring density.

HD74LV245A

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V _{CC}	2.0	5.5	V	
Input voltage range	V _I	0	5.5	V	
Output voltage range	V _O	0	V _{CC}	V	Output: H or L
		0	5.5		High impedance state
Output current	I _{OH}	—	-50	µA	V _{CC} = 2.0 V
		—	-2	mA	V _{CC} = 2.3 to 2.7 V
		—	-8		V _{CC} = 3.0 to 3.6 V
		—	-16		V _{CC} = 4.5 to 5.5 V
	I _{OL}	—	50	µA	V _{CC} = 2.0 V
		—	2	mA	V _{CC} = 2.3 to 2.7 V
		—	8		V _{CC} = 3.0 to 3.6 V
		—	16		V _{CC} = 4.5 to 5.5 V
Input transition rise or fall rate	Δt /Δv	0	200	ns/V	V _{CC} = 2.3 to 2.7 V
		0	100		V _{CC} = 3.0 to 3.6 V
		0	20		V _{CC} = 4.5 to 5.5 V
Operating free-air temperature	T _A	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram

HD74LV245A

DC Electrical Characteristics

T_a = -40 to 85°C

Item	Symbol	V _{CC} (V) ^{*1}	Min	Typ	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.0	1.5	—	—	V	
		2.3 to 2.7	V _{CC} × 0.7	—	—		
		3.0 to 3.6	V _{CC} × 0.7	—	—		
		4.5 to 5.5	V _{CC} × 0.7	—	—		
	V _{IL}	2.0	—	—	0.5		
		2.3 to 2.7	—	—	V _{CC} × 0.3		
		3.0 to 3.6	—	—	V _{CC} × 0.3		
		4.5 to 5.5	—	—	V _{CC} × 0.3		
Output voltage	V _{OH}	Min to Max	V _{CC} - 0.1	—	—	V	I _{OH} = -50 µA
		2.3	2.0	—	—		I _{OH} = -2 mA
		3.0	2.48	—	—		I _{OH} = -8 mA
		4.5	3.8	—	—		I _{OH} = -16 mA
	V _{OL}	Min to Max	—	—	0.1		I _{OL} = 50 µA
		2.3	—	—	0.4		I _{OL} = 2 mA
		3.0	—	—	0.44		I _{OL} = 8 mA
		4.5	—	—	0.55		I _{OL} = 16 mA
Input current	I _{IN}	0 to 5.5	—	—	±1	µA	V _{IN} = 5.5 V or GND
Off-state output current	I _{OZ} ^{*2}	5.5	—	—	±5	µA	V _O = V _{CC} or GND
Quiescent supply current	I _{CC}	5.5	—	—	20	µA	V _{IN} = V _{CC} or GND, I _O = 0
Output leakage current	I _{OFF}	0	—	—	5	µA	V _O = 5.5 V
Input capacitance	C _{IN}	3.3	—	3.0	—	pF	V _I = V _{CC} or GND
Output capacitance	C _O	3.3	—	5.5	—	pF	V _O = V _{CC} or GND

- Notes:
- For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.
 - For I/O ports, the parameter I_{OZ} includes the input leakage current.

Switching Characteristics $V_{CC} = 2.5 \pm 0.2$ V

		Ta = 25°C			Ta = -40 to 85°C			Test Conditions	FROM (Input)	TO (Output)
Item	Symbol	Min	Typ	Max	Min	Max	Unit			
Propagation delay time	t _{PLH}	—	8.3	13.0	1.0	15.0	ns	C _L = 15 pF	A or B	B or A
	t _{PHL}	—	11.2	15.9	1.0	18.0		C _L = 50 pF		
Enable time	t _{ZH}	—	11.8	19.9	1.0	22.0	ns	C _L = 15 pF	OE	A or B
	t _{ZL}	—	14.1	22.7	1.0	26.0		C _L = 50 pF		
Disable time	t _{HZ}	—	11.8	18.1	1.0	20.0	ns	C _L = 15 pF	OE	A or B
	t _{LZ}	—	17.6	23.1	1.0	25.0		C _L = 50 pF		

 $V_{CC} = 3.3 \pm 0.3$ V

		Ta = 25°C			Ta = -40 to 85°C			Test Conditions	FROM (Input)	TO (Output)
Item	Symbol	Min	Typ	Max	Min	Max	Unit			
Propagation delay time	t _{PLH}	—	5.9	8.4	1.0	10.0	ns	C _L = 15 pF	A or B	B or A
	t _{PHL}	—	7.9	11.9	1.0	13.5		C _L = 50 pF		
Enable time	t _{ZH}	—	8.2	13.2	1.0	15.5	ns	C _L = 15 pF	OE	A or B
	t _{ZL}	—	9.9	16.7	1.0	19.0		C _L = 50 pF		
Disable time	t _{HZ}	—	9.6	16.5	1.0	19.5	ns	C _L = 15 pF	OE	A or B
	t _{LZ}	—	13.9	19.8	1.0	22.0		C _L = 50 pF		

HD74LV245A

Switching Characteristics (cont)

$V_{CC} = 5.0 \pm 0.5$ V

Item	Symbol	Ta = 25°C			Ta = -40 to 85°C			Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max	Unit			
Propagation delay time	t_{PLH}	—	4.3	5.5	1.0	6.5	ns	$C_L = 15$ pF	A or B	B or A
	t_{PHL}	—	5.6	7.5	1.0	8.5		$C_L = 50$ pF		
Enable time	t_{ZH}	—	5.7	8.5	1.0	10.0	ns	$C_L = 15$ pF	OE	A or B
	t_{ZL}	—	7.0	10.6	1.0	12.0		$C_L = 50$ pF		
Disable time	t_{HZ}	—	7.8	12.8	1.0	14.2	ns	$C_L = 15$ pF	OE	A or B
	t_{LZ}	—	10.9	14.7	1.0	16.0		$C_L = 50$ pF		

Output-skew Characteristics

$C_L = 50 \text{ pF}$

Item	Symbol	$V_{CC} (\text{V})$	$T_a = 25^\circ\text{C}$		$T_a = -40 \text{ to } 85^\circ\text{C}$		Unit
			Min	Max	Min	Max	
Output skew	$t_{SK(O)}$	2.3 to 2.7	—	2.0	—	2.0	ns
		3.0 to 3.6	—	1.5	—	1.5	
		4.5 to 5.5	—	1.0	—	1.0	

Note: Skew between any outputs of the me package switching in the same direction. This parameter is warranted but not production tested.

Operating Characteristics

$C_L = 50 \text{ pF}$

Item	Symbol	$V_{CC} (\text{V})$	$T_a = 25^\circ\text{C}$			Unit	Test Conditions
			Min	Typ	Max		
Power dissipation capacitance	C_{PD}	3.3	—	20.0	—	pF	$f = 10 \text{ MHz}$
		5.0	—	25.0	—		


Noise Characteristics

$C_L = 50 \text{ pF}$

Item	Symbol	$V_{CC} (\text{V})$	$T_a = 25^\circ\text{C}$			Unit	Test Conditions
			Min	Typ	Max		
Quiet output, maximum dynamic V_{OL}	$V_{OL(P)}$	3.3	—	0.5	0.8	V	
Quiet output, minimum dynamic V_{OL}	$V_{OL(V)}$	3.3	—	-0.4	-0.8		
Quiet output, minimum dynamic V_{OH}	$V_{OH(V)}$	3.3	—	2.9	—		
High-level dynamic input voltage	$V_{IH(D)}$	3.3	2.31	—	—	V	
Low level dynamic inout voltage	$V_{IL(D)}$	3.3	—	—	0.99		


HD74LV245A

Test Circuit




- Notes : 1. C_L includes the probe and jig capacitance.
2. A2–B2 to A8–B8 are identical to above load circuit.
3. S1 : Input–Output change switch.

• Waveform – 1




• Waveform – 2





- Notes:
1. Input waveform: PRR \leq 1 MHz, $Z_o = 50 \Omega$, $t_r \leq 3$ ns, $t_f \leq 3$ ns
 2. Waveform-A is for an output with internal conditions such that the output is low except when disabled by the output control.
 3. Waveform-B is for an output with internal conditions such that the output is high except when disabled by the output control.
 4. The outputs are measured one at a time with one transition per measurement.

Package Dimensions





Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	FP-20DB
JEDEC	Conforms
EIAJ	-
Weight (reference value)	0.52 g

Unit: mm



*Dimension including the plating thickness
Base material dimension

Hitachi Code	TTP-20DA
JEDEC	-
EIAJ	-
Weight (reference value)	0.07 g

Disclaimer

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safe devices, so that the equipment incorporating the Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	:	http://semiconductor.hitachi.com/
	Europe	:	http://www.hitachi-eu.com/hel/ecg
	Asia	:	http://sicapac.hitachi-asia.com
	Japan	:	http://www.hitachi.co.jp/Sicd/indx.htm

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1>(408) 433-1990 Fax: <1>(408) 433-0223	Hitachi Europe GmbH Electronic Components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany	Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00	Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00, Singapore 049318
	Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom	Tel: <44> (1628) 585000 Fax: <44> (1628) 585160	Tel : <65>-538-6533/538-8577 Fax : <65>-538-6933/538-3877 URL : http://www.hitachi.com.sg
			Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road, Hung-Kuo Building, Taipei (105), Taiwan
			Tel : <886>-(2)-2718-3666 Fax : <886>-(2)-2718-8180 Telex : 23222 HAS-TP URL : http://www.hitachi.com.tw

Hitachi Asia Ltd. Hitachi Tower 16 Collyer Quay #20-00, Singapore 049318	Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon, Hong Kong
Tel : <65>-538-6533/538-8577 Fax : <65>-538-6933/538-3877 URL : http://www.hitachi.com.sg	Tel : <852>-(2)-735-9218 Fax : <852>-(2)-730-0281 URL : http://www.hitachi.com.hk
Hitachi Asia Ltd. (Taipei Branch Office) 4/F, No. 167, Tun Hwa North Road, Hung-Kuo Building, Taipei (105), Taiwan	
Tel : <886>-(2)-2718-3666 Fax : <886>-(2)-2718-8180 Telex : 23222 HAS-TP URL : http://www.hitachi.com.tw	

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printed in Japan.
Colophon 2.0