



## 2Mx64 3.3V Simultaneous Operation Multi-Chip Package *\*Preliminary*

### FEATURES


- Access Times of 70, 100, 120, 150ns
- Packaging
  - 119 ball stacked TSOP BGA
- 1,000,000 Erase/Program Cycles
- Sector Architecture
  - 252 32K word sectors and 32 4K word sectors
  - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 2Mx64
- Commercial, Industrial and Military Temperature Ranges
- 3.3 Volt for Read and Write Operations
- Simultaneous Read/Write Operation
  - Data can be continuously read from one bank while executing erase/program functions in other banks
- Embedded Erase and Program Algorithms
- Erase Suspend/Resume
  - Supports reading data from or programming data to a sector not being erased
- Data Polling and Toggle Bits
  - Provides a software method of detecting the status of program or erase cycles
- Unlock Bypass Program command
  - Reduces overall programming time when issuing multiple program command sequences
- Ready/Busy output ( $\overline{RY/BY}$ )
  - Hardware method for detecting program or erase cycle completion
- Hardware reset pin ( $\overline{RESET}$ )
  - Hardware method of resetting the internal state machine to the read mode
- $\overline{WP/ACC}$  input pin
  - Write protect (WP) function allows protection of two outermost boot sectors, regardless of sector protect status
  - Acceleration (ACC) function accelerates program timing
- Sector Protection
  - Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector
  - Temporary Sector Unprotect allows changing data in protected sectors in-system

*Note: For programming information refer to Flash Programming WEDPF2M64-XXX3 Application Note.*

*\* Preliminary datasheet. This datasheet describes a product that is not fully qualified or characterized and is subject to change without notice.*




FIG 1: PIN CONFIGURATION FOR WEDPF2M64-XBX3



**PIN DESCRIPTION**

I/O0-63	Data Inputs/Outputs
A0-20	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
RESET	Reset/Powerdown
Vcc	Power Supply
Vss	Ground

**BLOCK DIAGRAM**





## ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V <sub>CC</sub> )	-0.5 to +4.0	V
Signal Voltage Range	-0.5 to V <sub>CC</sub> + 0.5	V
Storage Temperature Range	-65 to +150	°C
Endurance (write/erase cycles)	1,000,000 min.	cycles

### NOTES:

1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.6	V
Input High Voltage	V <sub>IH</sub>	0.7 x V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C
Operating Temp. (Ind.)	T <sub>A</sub>	-40	+85	°C

## CAPACITANCE

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
$\overline{WE}$ <sub>1-4</sub> capacitance	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	8	pF
CS <sub>1-4</sub> capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	10	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	12	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	25	pF
$\overline{RESET}$ capacitance	C <sub>RS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
$\overline{RY/BY}$ capacitance	C <sub>RB</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
$\overline{WP/AC}$ capacitance	C <sub>WA</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	30	pF

This parameter is guaranteed by design but not tested.

## DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data	150°C	10	Years
Retention Time	125°C	20	Years

## DC CHARACTERISTICS - CMOS COMPATIBLE

(V<sub>CC</sub> = 3.3V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 3.6, V <sub>IN</sub> = GND or V <sub>CC</sub>			10	μA
Output Leakage Current	I <sub>LOx32</sub>	V <sub>CC</sub> = 3.6, V <sub>IN</sub> = GND or V <sub>CC</sub>			10	μA
V <sub>CC</sub> Active Current for Read (1)	I <sub>CC1</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}$			65	mA
V <sub>CC</sub> Active Current for Program or Erase (2)	I <sub>CC2</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$			120	mA
V <sub>CC</sub> Standby Current	I <sub>CC3</sub>	V <sub>CC</sub> = 3.6, CS = V <sub>IH</sub> , f = 5MHz			20	mA
V <sub>CC</sub> Reset Current (2)	I <sub>CC4</sub>	$\overline{RESET} = V_{SS} \pm 0.3\text{V}$		1	20	mA
Automatic Sleep Mode (2,4)	I <sub>CC5</sub>	V <sub>IH</sub> = V <sub>CC</sub> ± 0.3 V; V <sub>IL</sub> = V <sub>SS</sub> ± 0.3 V		1	20	mA
V <sub>CC</sub> Active Read-While-Program Current (1,2)	I <sub>CC6</sub>	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Word	85	180	mA
V <sub>CC</sub> Active Program-While-Erase Current (1,2)	I <sub>CC7</sub>	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Word	85	180	mA
V <sub>CC</sub> Active Program-While-Erase-Suspended Current (2,5)	I <sub>CC8</sub>	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		70	140	mA
Acc Accelerated Program Current	I <sub>ACC</sub>	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Acc Pin V <sub>CC</sub> Pin	20 60	40 120	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 5.8 mA, V <sub>CC</sub> = 3.0			0.45	V
Output High Voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> = 3.0		0.85 x V <sub>CC</sub>		V
Low V <sub>CC</sub> Lock-Out Voltage (4)	V <sub>LKO</sub>		2.3		2.5	V

### NOTES:

- The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 8 mA/MHz, with  $\overline{OE}$  at V<sub>IH</sub>.
- I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>CC</sub> - 0.3V
- Guaranteed by design, but not tested.




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{CS}$  CONTROLLED  
 ( $V_{CC} = 3.3V, V_{SS} = 0V, T_A = -55^{\circ}C$  to  $+125^{\circ}C$ )

Parameter	Symbol		-70		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	70		100		120		150		ns
Write Enable Setup Time	twLEL	tWS	0		0		0		0		ns
Chip Select Pulse Width	teLEH	tCP	35		45		50		50		ns
Address Setup Time	tAVEL	tAS	0		0		0		0		ns
Data Setup Time	tdVEH	tDS	45		45		50		50		ns
Data Hold Time	teHDX	tDH	0		0		0		0		ns
Address Hold Time	teLAX	tAH	45		45		50		50		ns
Chip Select Pulse Width High	teHEL	tCPH	30		30		30		30		ns
Duration of Byte Programming Operation (1)	tWHWH1			300		300		300		300	$\mu s$
Sector Erase Time	tWHWH2			15		15		15		15	sec
Read Recovery Time (2)	tGH		0		0		0		0		$\mu s$
Chip Programming Time				50		50		50		50	sec

1. Typical value for tWHWH1 is 9 $\mu s$ .
2. Guaranteed by design, but not tested.

FIG 2: AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 2.5$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:  
 $V_Z$  is programmable from -2V to +7V.  
 $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.  
 Tester Impedance  $Z_o = 75\Omega$ .  
 $V_Z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .  
 $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.



**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - WE CONTROLLED**  
(V<sub>CC</sub> = 3.3V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-70		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	70		100		120		150		ns
Chip Select Setup Time	tELWL	tCS	0		0		0		0		ns
Write Enable Pulse Width	tWLWH	tWP	35		50		50		65		ns
Address Setup Time	tAVWL	tAS	0		0		0		0		ns
Data Setup Time	tDVWH	tDS	45		50		50		65		ns
Data Hold Time	tWHDX	tDH	0		0		0		0		ns
Address Hold Time	tWLAX	tAH	45		50		50		65		ns
Write Enable Pulse Width High	tWHWL	tWPH	30		30		30		35		ns
Duration of Byte Programming Operation (1)	tWHWH1			300	300		300			300	μs
Sector Erase	tWHWH2			15	15		15			15	sec
Read Recovery Time before Write (3)	tGHWL		0		0		0		0		μs
VCC Setup Time	tVCS		50		50		50		50		μs
Chip Programming Time				50		50		50		50	sec
Output Enable Setup Time		tOES	0		0		0		0		ns
Output Enable Hold Time (2)		tOEH	10		10		10		10		ns
Address Setup Time to $\overline{OE}$ low during toggle bit polling		tASO	15		15		15		15		ns
Address Hold Time From $\overline{CS}$ or $\overline{OE}$ high during toggle		tAHT	0		0		0		0		ns
Output Enable High during toggle bit polling		tOEPH	20		20		20		20		ns
Latency Between Read and Write Operations		tsr/W	0		0		0		0		ns
Write Recovery Time from RY/BY		tRB	0		0		0		0		ns
Program/Erase Valis to RY/BY		tBUSY	90		90		90		90		ns

1. Typical value for tWHWH1 is 9μs.
2. For Toggle and Data Polling.
3. Guaranteed by design, but not tested.

**AC CHARACTERISTICS – READ-ONLY OPERATIONS**  
(V<sub>CC</sub> = 3.3V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol		-70		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tAVAV	tRC	70		100		120		150		ns
Address Access Time	tAVQV	tACC		70		100		120		150	ns
Chip Select Access Time	tELQV	tCE		70		100		120		150	ns
Output Enable to Output Valid	tGLQV	tOE		40		40		50		55	ns
Chip Select High to Output High Z (1)	tEHQZ	tDF		30		30		30		40	ns
Output Enable High to Output High Z (1)	tGHQZ	tDF		30		30		30		40	ns
Output Hold from Addresses, $\overline{CS}$ or $\overline{OE}$ Change, Whichever is first	tAXQX	tOH	0		0		0				ns
Output Enable Hold Time (1)	Read	tOEH	0		0		0		0		
	Toggle and Data Polling		10		10		10		10		

1. Guaranteed by design, not tested.



FIG 3: AC WAVEFORMS FOR READ OPERATIONS




fig3/waveforms.eps



AC CHARACTERISTICS – HARDWARE RESET (RESET)

Parameter	Symbol	-100		-120		-150		Unit
		Min	Max	Min	Max	Min	Max	
RESET Pin Low (During Embedded Algorithms) to Read Mode (See Note)	t <sub>ready</sub>		20		20		20	µs
RESET Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	t <sub>ready</sub>		500		500		500	ns
RESET Pulse Width	t <sub>RP</sub>	500		500		500		ns
RESET High Time Before Read (See Note)	t <sub>RH</sub>	50		50		50		ns
RESET Low to Standby Mode	t <sub>RPD</sub>	20		20		20		µs
RY/BY Recovery Time	t <sub>RB</sub>	0		0		0		ns

Note: Not 100% tested.

FIG 4: RESET TIMINGS NOT DURING EMBEDDED ALGORITHMS






FIG 5: RESET TIMINGS DURING EMBEDDED ALGORITHMS



newresetchart.eps



FIG6: WRITE/ERASE/PROGRAM OPERATION, WE CONTROLLED



NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to each chip.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.






FIG 7: ACCELERATED PROGRAM TIMING DIAGRAM



FIG 8: CHIP/SECTOR ERASE OPERATION TIMINGS




NOTES:

1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").




FIG 9: BACK TO BACK READ/WRITE CYCLE TIMINGS



wedpf2m64fig20.eps

FIG. 10: DATA POLLING TIMINGS (DURING EMBEDDED ALGORITHMS)




wedpf2m64fig10.eps

NOTE: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.




FIG 11: TOGGLE BIT TIMINGS (DURING EMBEDDED ALGORITHMS)



wedpf2m64fig11.eps

NOTE: VA = Valid address, not required for DQ6. Illustration shows first two status cycle after comand sequence, last status read cycle, and array data read cycle.


FIG 12: DQ2 VS. DQ6



NOTE: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE or CS.



FIG 13: ALTERNATE  $\overline{CS}$  CONTROLLED WRITE (ERASE/PROGRAM) OPERATION TIMINGS




WEDPF2M64FIG13.EPS

**NOTES:**

1. Figure indicates last two bus cycles of a program or erase operation.
2. PA = program address, SA = sector address, PD = program data.
3. DQ7 is the complement of the data written to the device. D<sub>OUT</sub> is the data written to the device.



PACKAGE: 119 STACKED TSOP BGA



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

WED P F 2M64 B - XXX X B 3

