

L6285

3 CHANNELS MULTIPOWER SYSTEM

ADVANCE DATA

- CHANNEL-A AND CHANNEL-B FOR UNIPO- \blacksquare LAR STEPPER MOTORS
	- LOW SIDE: R_{DSON} = 1.2Ω
	- $-$ HIGH SIDE ; R_{DSON} = 1.2 Ω
- CHANNEL-C FOR DC MOTORS $–$ LOW SIDE: RDSON = 1.7 Ω $-$ HIGH SIDE: R_{DSON} = 1.2Ω
- CHOPPING MODE DRIVING FOR C.L. CUR-RENT CONTROL ON CHA AND CHB AND O.L. VOLTAGE CONTROL ON CHC.
- INTERNAL FOUR DRIVING LATCHES
- 16 BIT INTERNAL SHIFT REGISTER \blacksquare
- DIRECT INTERFACE TO µP
- SERIAL DRIVING SEQUENCE LOADING
- CMOS COMPATIBLE INPUTS \blacksquare
- PRE-ALARM OUTPUT SIGNAL
- **THERMAL SHUTDOWN**

DESCRIPTION

This Combo Motor Driver uses large scale integration to incorporate several functions into the same chip.

- 1) Two unipolar stepper motor driver
- 2) A full bridge DC motor driver

BLOCK DIAGRAM

3) Serial microprocesor interface

The power output stages are DMOS and the input can be interfaced to a CMOS Microprocessor logic.

The phase current in the unipolar stepper motor windings is controlled by two external sensing resistors in fixed frequency chopping mode. The oscillator block provides clocks each other 180° out of phase to the two stepper motor driver in order to avoid symultaneous current peaks.

For the DC motor driver is used a bridge; the RMS voltage to supply this motor is fixed by a

This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

simple PWM open loop. The 3 motors are controlled by the micro through 4 latches of 4 bit each. The loading of these registers is in serial mode. The I.C. operates at 5V supply for the logic and at

PIN CONNECTION (Top view)

24V supply for the power stages. The packages are SDIP42 and PLCC44 with 6 pins devoted to ground and to sink out the heat produced by power dissipation.

ABSOLUTE MAXIMUM RATINGS

THERMAL DATA (PLCC44)

PIN DESCRIPTION

ELECTRICAL CHARACTERISTICS ($T_j = 25 \degree C$, $V_s = 5V$, $V_p = 24V$ unless othewise specified)

LOGIC LEVEL

CHANNEL A AND CHANNEL B (UNIPOLAR MOTORS)

CHANNEL C (DC MOTORS) (see Fig. 5)

ELECTRICAL CHARACTERISTICS (continued)

OSCILLATOR (see Fig. 6)

INTERFACE TIMING

Note 1: No output loaded; all register to low condition; no reset applied; V_P = 26.5V; V_S = 5.5V
Note 2: The effect of the internal filter (RC Network) is not considered.

Figure 1: Discharge time tdsc or Protection Time

Figure 2: Interface Timing (Serial loading Mode)

BLOCK DIAGRAM DESCRIPTION

(see Block Diagram)

Inside the I.C. there are two unipolar stepper motor drivers, one bridge driver for DC motor, 4x4 bit latch registers, one shift register. the input logic, the charge pump, and the thermal protection.

The following conditions are valid for all the 3 driver sections:

- 1)When the osc/res pin is tied to GND, an internal reset signal is generated which switches off all the outputs and resets the internal registers.
- 2)The conditions 1 is valid also during power on and power off transitions.
- 3)During power on and power off, the I.C. is safe for any conditions of V_S and V_p

3) If V_p is present and V_s desappears, the outputs are switched off.

Input Logic

The input CMOS logic interfaces the microprocessor logic to the 4 registers. An integrated Schmitttrigger circuit is used to improve noise immunity at each logic input.

The data is introduced in the 16bit shift register by the SID pin. The first bit b 15 after 16 clock applied to SCK pin will be the D15 of the shift register.

On the falling edge of STB the 16 bits of the shift register are transferred to the outputs of the 4 latch registers. Fig 2 shows the timing. **CHA and CHB Stepper Motor Drivers**

Registers

The Combo Motor Driver controls the 3 channels using 4 latch registers of 4 bit each:

Register 1/2 Output Status (CHA and CHB) . See note 1

Register 3 Current Reference (D/A OUTPUT)

REGISTER 4 (CHC). See note 2

D ₀	D1	D ₂	D ₃	OUT ₁ C	OUT2 C
	X		0	OFF	OFF
				OFF	OFF
				Vв	GND
				GND	V _P
				GND	GND
				Vь	CHOPPING; V2 LOW LEVEL
				CHOPPING; V2 LOW LEVEL	Vь
				Vь	CHOPPING: V2 HIGH LEVEL
				CHOPPING; V2 HIGH LEVEL	Vь
				OFF	OFF
				Vь	VP
				OFF	OFF
				VР	V_P

Note 1: Low side DMOS status (DM1/2 in Fig. 4)

Note 2: Bridge status (see Fig. 3): OFF = tristate; V_P =, DM3/4ON; GND = DM1/2 ON

Figure 3: CHC Chopping Characteristics

These two channels drive two unipolar stepper motors in chopping mode. The basic channel configuration is shown in Fig 4. by considering well known the PWM Current Control Loop behaviour here below only particular trick are underlined. During DM3 off period the low side DMOS DM1 and DM2 are switched on to reduce the power dissipation.

The drain overvoltages generated because of the stray inductance of the motor windings are limited by connecting the DZ1 external zener diode to the clamp pin.. The diodes CL1 and CL2 are integrated as far as the CL3 diode which limits the negative voltage at pin COM1.2. An internal RC network $(1\mu s)$ is realized to filter the sensing resistor signal.

Figure.4: Unipolar motor driver CHA (or CHB)

CHC DC Motor Driver

The DC motor driver is a DMOS full bridge with a PWM Open Loop Voltage Control. Fig.5 shows the theory of operation. The $C_{\rm osc}$ Capacitor is charged by a constant current source. The oscillating voltage value is from 0V to the V1 level internally fixed at $V1 = 2/3$ V_S. The output duty cy-

cle is controlled by the V2 voltage. The operational range of V2 is from 200mV to V1. Fig.3 shows the DMOS status during PWM: ton and tOFF bridge configurations. While the PWM Duty Cycle defines the motor speed (not controlled since the loop is open), the logic level of IN1 and IN2 can choose the direction of the motor.

Figure.5: DC Motor Driver CHC

Oscillator For Clock and Reset Generation

The oscillator block provides for two functions:

- 1)Generate an internal reset signal when the voltage at pin osc/res is below 1V. The reset signal switches off all the outputs and resets the logic registers.
- 2)Generate, when the pin osc/res is left free two syncro signals p1 and p2 for the clock of the PWM Current Control of the two stepper driver blocks

The oscillator operates like the 555 concept in

Figure 6: Oscillator Concept

which the capacitor voltage oscillates between $1/3V_S$ $2/3V_S$ (Fig. 6). The oscillator frequency is 2 times the chopping frequency in order to generate the two syncro signals at operative 20KHz PWM. The t_{CH} = charge time of Cosc is defined by R_{osc} , V_{TH1} and V_{TH2} (threshold voltages) and C_{osc} .

The discharge time T_{dsc} is practically only defined by Cosc and the internal discarge resistor Rdsc. The tdsc is also the time lockout during which the RS FF cannot read the Comparator output (see Fig. 4)

SGS-THOMSON
MICROELECTRONICS

Charge Pump

The charge pump circuitry generates the overvoltage needed to drive the gate of the high side output DMOS power transistors.It is realized by using two external capacitors (C1 and C2) and two integrated diodes that operate as a full wave recti-

Figure 7: Charge Pump Circuit

THERMAL PROTECTION

The thermal protection shuts down the chip be-

fore it can reach a dangerous temperature. Additional informations to the microprocessor are available at the A0TH, A1TH pins.

fier (see Fig. 7). The oscillator peak to peak output voltage is stored by C2 and summed to the

The voltage present at the pin BOOT1, is then the overvoltage needed to supply the gate of the high

Power Supply Voltage V_{p.}.

side DMOS drivers.

APPLICATION INFORMATION

A typical application circuit is shown in Fig.8. By this application it is possible to drive two unipolar stepper motors (M1,M2) and one DC motor (M3). As it can be seen, only two external Zener diodes (D1,D2) are needed to clamp the voltage transients generated by the stray inductance of the motor windings. This is recommended when the peak current is not more than three to four hundred mAmps. For a power supply voltage of V_P =24V \pm 10%, D1=D2 must be 30V \pm 5%-1W (1N4751A or equivalent). Both the V_P and the V_S pins need bypass capacitors (C1,C2,C3); to supply the high-side DMOS (Source Transistors) at pin.15 ,only two external capacitors (C4,C5) complete the charge pump circuitry. The oscillator frequency, that is twice the chopping frequency for M1 and M2, is mainly defined by the network R6C6:

 $f_{\text{osc}} = [0.69 (R_{ch} + Rd_{sc}) C_{\text{osc}}]^{-1}$, where $R_{ch} = R6$; $R_{dsc} = 600$ ohm typ.

At the same time, the lockout duration (or protection window) needed for a correct chopping behavior, is given by :

$T_{lockout} = 0.69$ R_{dsc} C_{osc}

The shown values (fig.8) give a nominal frequency a little bit more than 41KHz and a protection window of 1.4 µs roughly. The Schottky diode D3 and the pull-up resistor R5 driven via an opencollector transistor can generate the Reset function. The chopping current is sensed across R1 A/B; R2 A/B that must be of a not inductive type. The DC motor PWM Open Loop Voltage Control operates at a frequency defined by C7, charged with a typical constant current source (I = 240 μ A), up to V1 = 0.67 Vs. Since the discharge time is very short, it can be written :

$$
f_{\text{osc}} = 1 / C_{\text{osc}} \vee 1
$$
, where $C_{\text{osc}} = C7$.

Tha values indicated in figure give a typical frequency of about 22 KHz.

Figure 8: Typical Application Circuit

The duty cycle DC can be chosen between two possibilities (High and Low) than can be defined externally by the resistors R7, R8 and R9: Fig.5 let well understand how to calculate the dividers that fix $V2$ H (wider t_{on}) and $V2$ L (wider t_{off}). It may be needed to drive stepper motors that require a higher peak current than told above. In this case each motor phase requires a particular application arrangement (see Fig.9b). In Fig.9a all

Figure 9a: Output Configuration as it is obtained by the Application Circuit

the protection components are integrated with the exception of Z1. In Fig.9b the clamp of the voltage spikes generated by the stray inductance Ls is achieved using Transil protection T1 and T2 that works also as additional diodes during current recirculation at the phase change. The diode D1, externally connected, is recommended at the highest working current levels and/or when the supplied voltage (plus Back EMF) at the end of the motor winding is too much unbalanced.

M9116285-14R

 \sqrt{a} . 50 \sqrt{a} . 50

Figure 9b: Output Configuration at Higher Operating Currents

SGS-THOMSON
MICROELECTRONICS

THERMAL CHARACTERISTICS

The cooling of the device is obtained by soldering its ground pins on a proper p.c.b copper side , acting as a true heatsink. By considering four squared side as in Fig.10, the junction to ambient thermal resistance has been measured (see Fig.11). The typical transient thermal resistance versus values of single pulse width of power is shown in Fig.12. In general these thermal characteristics are very important to the designer to optimize the L6285 applications.

Figure 11: Typical R_{th j-amb} vs. lenght "I" (Fig. 10) **Figure 12:** Typical Transient Thermal Resistance

L6285

SDIP42 PACKAGE MECHANICAL DATA

AVA SGS-THOMSON

PLCC44 PACKAGE MECHANICAL DATA

Ky SGS-THOMSON
MICROELECTRONICS

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other ri

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain
Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

