



2Mx64 3.3V Simultaneous Operation Multi-Chip Package **Preliminary*

FEATURES

- Access Times of 100, 120, 150ns
- Packaging
 - 119 ball stacked TSOP BGA
- 1,000,000 Erase/Program Cycles
- Sector Architecture
 - One 16KByte, two 8KBytes, one 32KByte, and fifteen 64kBytes in byte mode
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 2Mx64
- Commercial, Industrial and Military Temperature Ranges
- 3.3 Volt for Read and Write Operations
- Simultaneous Read/Write Operation
 - Data can be continuously read from one bank while executing erase/program functions in other banks
- Embedded Erase and Program Algorithms
- Erase Suspend/Resume
 - Supports reading data from or programming data to a sector not being erased
- Data Polling and Toggle Bits
 - Provides a software method of detecting the status of program or erase cycles
- Unlock Bypass Program command
 - Reduces overall programming time when issuing multiple program command sequences
- Ready/ $\overline{\text{Busy}}$ output ($\overline{\text{RY}}/\overline{\text{BY}}$)
 - Hardware method for detecting program or erase cycle completion
- Hardware reset pin ($\overline{\text{RESET}}$)
 - Hardware method of resetting the internal state machine to the read mode
- $\overline{\text{WP}}/\text{ACC}$ input pin
 - Write protect ($\overline{\text{WP\#}}$) function allows protection of two outermost boot sectors, regardless of sector protect status
 - Acceleration (ACC) function accelerates program timing
- Sector Protection
 - Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector
 - Temporary Sector Unprotect allows changing data in protected sectors in-system

Note: For programming information refer to Flash Programming WEDPF2M64-XXX3 Application Note.


** Preliminary data sheet. This data sheet describes a product that is not fully qualified or characterized and is subject to change without notice.*

Note: This data sheet describes a product that is not fully qualified or characterized and is subject to change without notice.



PIN CONFIGURATION FOR WF1M32B-XG2TX3


TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-19	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
RESET	Reset/Powerdown
VCC	Power Supply
GND	Ground

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V _{CC})	-0.5 to +4.0	V
Signal Voltage Range	-0.5 to V _{CC} + 0.5	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Endurance (write/erase cycles)	1,000,000 min.	cycles

NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	0.7 x V _{CC}	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C
Operating Temp. (Ind.)	T _A	-40	+85	°C

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
WE ₁₋₄ capacitance	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
CS ₁₋₄ capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data	150°C	10	Years
Retention Time	125°C	20	Years


DC CHARACTERISTICS - CMOS COMPATIBLE

(V_{CC} = 3.3V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = 3.6, V _{IN} = GND or V _{CC}			10	μA
Output Leakage Current	I _{LOx32}	V _{CC} = 3.6, V _{IN} = GND or V _{CC}			10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}$			65	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$			120	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = 3.6, CS = V _{IH} , f = 5MHz			20	mA
V _{CC} Reset Current (2)	I _{CC4}	$\overline{RESET} = V_{SS} \pm 0.3\text{V}$		1	20	mA
Automatic Sleep Mode (2,4)	I _{CC5}	V _{IH} = V _{CC} ± 0.3 V; V _{IL} = V _{SS} ± 0.3 V		1	20	mA
V _{CC} Active Read-While-Program Current (1,2)	I _{CC6}	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Word	86	180	mA
V _{CC} Active Program-While-Erase Current (1,2)	I _{CC7}	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Word	85	180	mA
V _{CC} Active Program-While-Erase-Suspended Current (2,5)	I _{CC8}	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	Acc Pin	70	140	mA
Acc Accelerated Program Current	I _{ACC}	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		60	120	mA
Output Low Voltage	V _{OL}	I _{OL} = 5.8 mA, V _{CC} = 3.0			0.45	V
Output High Voltage	V _{OH1}	I _{OH} = -2.0 mA, V _{CC} = 3.0	0.85 x V _{CC}			V
Low V _{CC} Lock-Out Voltage (4)	V _{LKO}		2.3		2.5	V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 8 mA/MHz, with $\overline{OE}$ at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V
- Guaranteed by design, but not tested.




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{CS}$ CONTROLLED

($V_{CC} = 3.3V$, $V_{SS} = 0V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	100		120		150		ns
Write Enable Setup Time	t _{WLLEL}	t _{WS}	0		0		0		ns
Chip Select Pulse Width	t _{ELEH}	t _{CP}	45		50		50		ns
Address Setup Time	t _{AVEL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVEH}	t _{DS}	45		50		50		ns
Data Hold Time	t _{EHDX}	t _{DH}	0		0		0		ns
Address Hold Time	t _{ELAX}	t _{AH}	45		50		50		ns
Chip Select Pulse Width High	t _{EHEL}	t _{CPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t _{WHWH1}			300		300		300	μs
Sector Erase Time	t _{WHWH2}			15		15		15	sec
Read Recovery Time (2)	t _{GHLEL}		0		0		0		μs
Chip Programming Time				50		50		50	sec

1. Typical value for t_{WHWH1} is 9μs.
2. Guaranteed by design, but not tested.

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0$, $V_{IH} = 2.5$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
 ATE tester includes jig capacitance.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - WE CONTROLLED

(VCC = 3.3V, TA = -55°C to +125°C)

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	100		120		150		ns
Chip Select Setup Time	tELWL	tCS	0		0		0		ns
Write Enable Pulse Width	tWLWH	tWP	50		50		65		ns
Address Setup Time	tAVWL	tAS	0		0		0		ns
Data Setup Time	tDVWH	tDS	50		50		65		ns
Data Hold Time	tWHDX	tDH	0		0		0		ns
Address Hold Time	tWLAX	tAH	50		50		65		ns
Write Enable Pulse Width High	tWHWL	tWPH	30		30		35		ns
Duration of Byte Programming Operation (1)	tWHWH1			300		300		300	μs
Sector Erase	tWHWH2			15		15		15	sec
Read Recovery Time before Write (3)	tGHWL		0		0		0		μs
VCC Setup Time	tVCS		50		50		50		μs
Chip Programming Time				50		50		50	sec
Output Enable Setup Time		tOES	0		0		0		ns
Output Enable Hold Time (2)		tOEH	10		10		10		ns
Address Setup Time to OE# low during toggle bit polling		tASO	7				15		ns
Address Hold Time From CE# or OE# high during toggle		tAHT	0		0		0		ns
Output Enable High during toggle bit polling		tOEPH	20		20		20		ns
Latency Between Read and Write Operations		tTS/W	0		0		0		ns
Accelerated Programming Operation		tWHWH1	4		4		4		μs
Write Recovery Time from RY/BY#		tRB	0		0		0		ns
Program/Erase Valis to RY.BY#		tBUSY	90		90		90		ns

1. Typical value for tWHWH1 is 9μs.
2. For Toggle and Data Polling.
3. Guaranteed by design, but not tested.

AC CHARACTERISTICS – READ-ONLY OPERATIONS


(VCC = 3.3V, TA = -55°C to +125°C)

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	tAVAV	tRC	100		120		150		ns
Address Access Time	tAVQV	tACC		100		120		150	ns
Chip Select Access Time	tELQV	tCE		100		120		150	ns
Output Enable to Output Valid	tGLQV	tOE		40		50		55	ns
Chip Select High to Output High Z (1)	tEHQZ	tDF		30		30		40	ns
Output Enable High to Output High Z (1)	tGHQZ	tDF		30		30		40	ns
Output Hold from Addresses, $\overline{CS}$ or $\overline{OE}$ Change, whichever is First	tAXQX	tOH	0		0		0		ns

1. Guaranteed by design, not tested.



AC WAVEFORMS FOR READ OPERATIONS






AC CHARACTERISTICS – HARDWARE RESET (RESET#)


Parameter	Symbol	-100		-120		-150		Unit
		Min	Max	Min	Max	Min	Max	
RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	t_{ready}		20		20		20	μs
RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	t_{ready}		500		500		500	ns
RESET # Pulse Width	t_{RP}	500		500		500		ns
RESET High Time Before Read (See Note)	t_{RH}	50		50		50		ns
RESET # Low to Standby Mode	t_{RPD}	20		20		20		μs
RY/BY# Recovery Time	t_{RB}	0		0		0		ns

Note: Not 100% tested.




Reset Timings NOT during Embedded Algorithms

Reset Timings during Embedded Algorithms





**WRITE/ERASE/PROGRAM
OPERATION, WE CONTROLLED**



NOTES:


1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to each chip.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS

P R E L I M I N A R Y

AC CHARACTERISTICS



Notes:


1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status").
2. These waveforms are for the word mode.

21534D-23

Figure 19. Chip/Sector Erase Operation Timings


NOTE:

1. SA is the sector address for Sector Erase.



AC WAVEFORMS FOR DATA POLLING DURING EMBEDDED ALGORITHM OPERATIONS

Figure 20. Back-to-back Read/Write Cycle Timings



Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.


Fig. 21 Data Polling Timings (During Embedded Algorithms)



ALTERNATE $\overline{\text{CS}}$ CONTROLLED PROGRAMMING OPERATION TIMINGS

PRELIMINARY

AC CHARACTERISTICS



Notes:

1. Figure indicates last two bus cycles of a program or erase operation.
2. PA = program address, SA = sector address, PD = program data.
3. DQ7# is the complement of the data written to the device. D_{OUT} is the data written to the device.
4. Waveforms are for the word mode.

21534D-30


Figure 26. Alternate CE# Controlled Write (Erase/Program) Operation Timings

NOTES:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to each chip.
4. D_{OUT} is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.



PACKAGE 509: 68 LEAD, LOW PROFILE CERAMIC QUAD FLAT PACK, CQFP (G2T)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



PACKAGE 401: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H)

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

