

DESCRIPTION

The HYM532814A is a 8M x 32-bit EDO mode CMOS DRAM module consisting of sixteen HY5117404A in 24/26 pin SOJ or TSOPII on a 72 pin glass-epoxy printed circuit board. 0.1 μ s and 0.01 μ s decoupling are mounted for each DRAM. The HYM532814AM/ASLM/ATM/ASLTM are Tin-Lead plated and HYM532814AMG/ASLMG/ATMG/ASLTMG are Gold plated socket type Single In-line Memory Modules suitable for easy interchange and addition of 32M byte memory.

FEATURES

- Low power dissipation
 - Max. self-refresh 26.4W (SL-part)
 - Max. battery back-up 52.8W (SL-part)
 - Max. CMOS standby 35.2mW (SL-part)
 - 88.0mW
 - Max. TTL standby 176.0mW
 - Max. operating

Speed	Power
60	5.37W
70	4.49W
80	4.05W

- Single power supply of 5V \pm 10%
- TTL compatible inputs and outputs
- Fast access time


Speed	t _{RAS}	t _{CAC}	t _{HPC}
60	60ns	15ns	25ns
70	70ns	18ns	30ns
80	80ns	20ns	35ns

- EDO mode operation
- /CAS-before-/RAS, /RAS-only, Hidden refresh, Self-refresh
- 2048 refresh cycles / 256ms (SL-part)
- 2048 refresh cycles / 32ms

PIN CONNECTION

/RAS0-/RAS3	Row Address Strobe
/CAS0-/CAS3	Column Address Strobe
/WE	Write Enable
A0-A10	Address Input
DQ0-DQ31	Data Input/Output
PD1-PD4	Presence Detect
Vcc	Power (+5V)
Vss	Ground


PIN CONNECTION



PIN NAME

#	NAME	#	NAME
1	Vss	37	NC
2	DQ0	38	NC
3	DQ16	39	Vss
4	DQ1	40	/CAS0
5	DQ17	41	/CAS2
6	DQ2	42	/CAS3
7	DQ18	43	/CAS1
8	DQ3	44	/RAS0
9	DQ19	45	/RAS1
10	Vcc	46	NC
11	NC	47	/WE
12	A0	48	NC
13	A1	49	DQ8
14	A2	50	DQ24
15	A3	51	DQ9
16	A4	52	DQ25
17	A5	53	DQ10
18	A6	54	DQ26
19	A10	55	DQ11
20	DQ4	56	DQ27
21	DQ20	57	DQ12
22	DQ5	58	DQ28
23	DQ21	59	Vcc
24	DQ6	60	DQ29
25	DQ22	61	DQ13
26	DQ7	62	DQ30
27	DQ23	63	DQ14
28	A7	64	DQ31
29	NC	65	DQ15
30	Vcc	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	/RAS3	69	PD3
34	/RAS2	70	PD4
35	NC	71	NC
36	NC	72	Vss

BLOCK DIAGRAM



PRESENCE DETECT PINS

PIN	-60	-70	-80
PD1	NC	NC	NC
PD2	Vss	Vss	Vss
PD3	NC	Vss	NC
PD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 125	°C
V _{IN} , V _{OUT}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-1.0 to 7.0	V
I _{OS}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	8	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to V_{SS}.

DC CHARACTERISTICS

(TA=0j to 70j; VCC=5V±10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
I _{LI}	Input Leakage Current (Any Input Pin)	V _{SSj} V _{INj} V _{CC} +1.0, All other pins not under test=V _{SS}		-160	160	μA	
I _{LO}	Output Leakage Current (High impedance State)	V _{SSj} V _{OUTj} V _{CC} /RAS & /CAS at V _{IH}		-20	20	μA	
I _{CC1}	V _{CC} Supply Current Operating	trc=trc (min.)	60 70 80	- - -	976 816 736	mA	1,2,3
I _{CC2}	V _{CC} Supply Current TTL Standby	/RAS & /CAS at V _{IH} , other inputs ≥ V _{SS}		-	32	mA	
I _{CC3}	V _{CC} Supply Current /RAS-only refresh	trc=trc(min.)	60 70 80	- - -	976 816 736	mA	1,3
I _{CC4}	V _{CC} Supply Current, EDO mode	thPC= thPC (min.)	60 70 80	- - -	816 736 656	mA	1,2,3
I _{CC5}	V _{CC} Supply Current CMOS Standby	/RAS & /CAS ≥ V _{CC} - 0.2V	SL-part	-	16 6.4	mA	5
I _{CC6}	V _{CC} Supply Current /CAS before /RAS refresh	trc=trc(min.)	60 70 80	- - -	976 816 736	mA	1,3
I _{CC7}	V _{CC} Supply Current, Battery Back Up (SL-part only)	trc= 125μs, /CAS = CBR cycling or 0.2V, /WE = V _{CC} - 0.2V A0 - A10 = V _{CC} - 0.2V or 0.2V DQ0 - DQ31 = V _{CC} - 0.2V, 0.2V or open	Tras ≤ 300ns tRAS ≤ 1μs	-	6.4 4.8	mA	1,4,5
I _{CC8}	V _{CC} Supply Current Self Refresh (SL-part only)	/RAS & /CAS ≤ 0.2V /OE & /WE & A0-A10= V _{CC} -0.2V or 0.2V DQ0-DQ31= V _{CC} -0.2V, 0.2V or open		-	2.7	mA	5
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA		-	0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -5Ma		2.4	-	V	

NOTE

- I_{CC1}, I_{CC3}, I_{CC4}, I_{CC6} and I_{CC7} depend on cycle rate.
- output loading. Specified values are obtained with the output open.
- I_{CC} is specified as average current. For I_{CC1}, I_{CC3} and I_{CC6} address can be changed maximum two times while /RAS=V_{IL}. For I_{CC4}, address can be changed maximum once while /CAS=V_{IH}.
- Only t_{RAS}(max.)=1μs is applied to refresh of battery backup but t_{RAS}(max.)=10μs is applied to normal functional operation.
- I_{CC5}(max.)=6.4mA, I_{CC7} and I_{CC8} are applied to SL-part only (HYM5332814ASLM/ASLTM/ASLMG/ASLTMG)

AC CHARACTERISTICS

(TA=0j Ĩo 70j ĘVcc= 5V± 10%, Vss= 0V, unless otherwise noted.) NOTE : 1,2,3

#	SYMBOL	PARAMTER	HYM532814A M-Series						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	trc	Random Read or Write Cycle Time	110	-	130	-	150	-	ns	
2	trpc	/RAS to /CAS Precharge Time	0	-	0	-	0	-	ns	
3	thpc	EDO Mode Cycle Time	25	-	30	-	35	-	ns	
4	trhcp	Time from /CAS Precharge	35	-	40	-	45	-	ns	
5	trac	Access Time from /RAS	-	60	-	70	-	80	ns	4,9,10
6	tcac	Access Time from /CAS	-	15	-	18	-	20	ns	4,9
7	tAA	Access Time from Coulmn Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from /CAS Precharge	-	35	-	40	-	45	ns	4
9	tCLZ	/CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tCEZ	Output Buffer Turn-off Delay	0	15	0	15	0	15	ns	5
11	tT	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	3
12	trp	/RAS Precharge Time	40	-	50	-	60	-	ns	
13	trAS	/RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	trASP	/RAS Pulse Width (EDO Mode)	60	125K	70	125K	80	125K	ns	
15	trSH	/RAS Hold Time	15	-	18	-	20	-	ns	
16	tCSH	/CAS Hold Time	40	-	50	-	60	-	ns	
17	tCAS	/RAS Pulse Width	12	10K	15	10K	20	10K	ns	
18	trCD	/RAS to /CAS Delay	20	45	20	50	20	60	ns	9
19	trAD	/RAS to Column Address Delay Time	15	30	15	30	17	40	ns	10
20	tCRP	/CAS to RAS Precharge Time	5	-	5	-	5	-	ns	
21	tCP	/CAS Precharge Time	8	-	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	trAH	Row Address Hold Time	10	-	10	-	12	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	10	-	10	-	15	-	ns	
26	tAR	Column Address Hold Time from /RAS	50	-	55	-	60	-	ns	
27	trAL	Column Address to /RAS Lead Time	30	-	35	-	40	-	ns	
28	trCS	Read Command Set-up Time	0	-	0	-	0	-	ns	
29	trCH	Read Command Hold Time Referenced to /CAS	0	-	0	-	0	-	ns	6
30	trRH	Read Command Hold Time Referenced to /RAS	0	-	0	-	0	-	ns	6
31	twCH	Write Command Hold Time	10	-	10	-	15	-	ns	
32	twCR	Write Command Hold Time from /RAS	45	-	50	-	55	-	ns	
33	tWP	Write Command Pulse Width	10	-	10	-	15	-	ns	
34	trWL	Write Command to /RAS Lead Time	15	-	18	-	20	-	ns	
35	tCWL	Write Command to /CAS Lead Time	15	-	18	-	20	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	13	-	13	-	15	-	ns	7
38	tDHR	Data-In Hold Time Referenced to /RAS	50	-	55	-	60	-	ns	
39	tREF	Refresh Period (2048 cycles)	-	32	-	32	-	32	ms	
		SL-part	-	256	-	256	-	256	ms	12
40	twCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMTER	HYM532814A M-Series						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCSR	/CAS Set-up Time (CBR Cycle)	5	-	5	-	5	-	ns	
42	tCHR	/CAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
43	tCPT	/CAS Precharge Time (CBR Counter Test)	20	-	25	-	25	-	ns	
44	tWRP	/WE to /RAS Precharge Time (CBR Cycle)	10	-	10	-	10	-	ns	
45	tWRH	/WE to /RAS Hold Time (CBR Cycle)	10	-	10	-	10	-	ns	
46	tRASS	/RAS Pulse (Self Refresh)	100	-	100	-	100	-	ns	
47	tRPS	/RAS Precharge Time (Self Refresh)	110	-	130	-	150	-	ns	
48	tCHS	/CAS Hold Time from /RAS (Self Refresh)	-50	-	-50	-	-50	-	ns	
49	tDOH	Output Data Hold Time	3	-	3	-	3	-	ns	
50	tREZ	Output Buffer Turn-off Delay (/RAS)	-	15	-	15	-	15	ns	5,15
51	twPE	Output Buffer Turn-off Delay (/WE)	-	15	-	15	-	15	ns	5
52	twPE	/WE Pulse Width for Output Disable	10	-	10	-	10	-	ns	
53	twED	/WE to Data Delay Time	15	-	15	-	15	-	ns	

NOTE :

1. An initial pause of 200 μ s required after power-up followed by 8 /RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 /CAS-before-/RAS initialization cycles instead of 8 /RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode.
2. If /RAS= Vss during power-up, the HYM532814A could begin an active cycle. This condition results in higher power-up current than necessary demands from the power-up. It is recommended that /RAS and /CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current.
3. Refer to the HY5117404A data sheet for detailed information.
4. Measured with a load equivalent to 2 TTL loads and 100pF.(VOH=2.0V, VOL=0.8V)
5. tCEZ(max.),tOEZ(max.),tREZ(max.) and tWEZ(max.) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either trCH or trRH must be satisfied for a read cycle.
7. These parameters are referenced to /CAS leading edge in early write cycles and to /WE leading edge in late write or read-modify-write Cycles.
8. twCS is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If twCS \geq twCS (min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycle
9. Operation within the trCD(max.) limit insures that trAC(max.) can be met. trCD(max.) is specified as a reference point only. If trCD is greater than the specified trCD(max.) limit, then access time is controlled by tCAC.
10. Operation within the trAD(max.) limit insures that trAC(max.) can be met. trAD(max.) is specified as a reference point only. If trAD is greater than the specified trAD(max.) limit, then access time is controlled by tAA.
11. Measured with the specified current load and 100pF.
12. A burst of 2048 /CAS-before-/RAS refresh cycles must be executed within 32ms after existing self refresh (for SL-part).
13. If tcWD \geq twCS(min.) trWD \geq trWD(min.), tAWD \geq tAWD(min.) and tcPWD \geq tcPWD(min.), the cycle is a read modify write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time and until /CAS goes back to VIH) is indetermined.
14. In /CAS before /RAS self refresh mode.
 In case of using distributed /CAS before /RAS refresh, refresh 1024 times during a 256ms after reset
 In case of using burst /CAS before /RAS refresh, refresh 1024 times during a 32ms after reset
 In case of using /RAS only refresh, refresh against all refresh address during a 32ms after reset
15. If /RAS goes to high before /CAS high going, the open circuit condition of the output is achieved by /CAS high going.
 If /CAS goes to high before /RAS high going, the open circuit condition of the output is achieved by /RAS high going.


CAPACITANCE

 (TA=25 μ Vcc=5V \pm 10%, Vss=0V, f=1MHz, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A10)	-	110	pF
CIN2	Input Capacitance (/WE)	-	120	pF
CIN3	Input Capacitance (/RAS0-/RAS3)	-	35	pF
CIN4	Input Capacitance (/CAS0-/CAS3)	-	35	pF
CDQ	Data Input/output Capacitance (DQ0-DQ31)	-	25	pF

PACKAGE DIMENSION

**72pin Single Inline Memory Module (M; Tin-Lead plated, MG; Gold plated)
HYM532814A (SOJ Mounted)**



HYM532814A (TSOPII Mounted)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE	PLATING
HYM532814AM	60/70/80		SIMM	Tin-Lead
HYM532814ASLM	60/70/80	SL-part	SIMM	Tin-Lead
HYM532814ATM	60/70/80		SIMM	Tin-Lead
HYM532814ASLTM	60/70/80	SL-part	SIMM	Tin-Lead
HYM532814AMG	60/70/80		SIMM	Gold
HYM532814ASLMG	60/70/80	SL-part	SIMM	Gold
HYM532814ATMG	60/70/80		SIMM	Gold
HYM532814ASLTMG	60/70/80	SL-part	SIMM	Gold