SYNCHRONOUS BURST SRAM PIPELINED OUTPUT

32K x 32 SRAM

+3.3V SUPPLY, FULLY REGISTERED INPUTS AND OUTPUTS, BURST COUNTER

FEATURES

- Fast access times: 4.5, 5.5, 6, 7, and 8ns
- Fast clock speed: 125, 100, 75, 66, and 50 MHz
- Provide high performance 3-1-1-1 access rate
- Fast OE# access times: 4.5, 5.5, 6, and 7ns
- Optimal for performance (two cycle chip deselect, depth expansion without wait state)
- Single +3.3V -5% and +10% power supply
- 5V tolerant inputs except I/O's
- Clamp diodes to VSSQ at all inputs and outputs
- Common data inputs and data outputs
- BYTE WRITE ENABLE and GLOBAL WRITE control
- Three chip enables for depth expansion and address pipeline
- Address, control, input, and output pipeline registers
- Internally self-timed WRITE CYCLE
- WRITE pass-through capability
- ZZ snooze mode control
- Burst control pins (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- · High density, high speed packages
- · Low capacitive bus loading
- High 30pF output drive capability at rated access time
- DIMM modules available

| O | PTIONS | MARKING | |
|---|-------------------------|---------|--|
| • | Timing | | |
| | 4.5ns access/8ns cycle | -4 | |
| | 5.5ns access/10ns cycle | -5 | |
| | 6ns access/13ns cycle | -6 | |
| | 7ns access/15ns cycle | -7 | |
| | 8ns access/20ns cycle | -8 | |
| • | Packages | | |
| | 100-pin PQFP | Q | |
| | 100-pin TQFP | T | |

Part Number Examples

| PART NO. | Pkg | BURST SEQUENCE |
|---------------|-----|---|
| GVT7132C32Q-4 | Q | Interleaved (MODE=NC or VCC) Linear (MODE=GND) |

GENERAL DESCRIPTION

The Galvantech Synchronous Burst SRAM family employs high-speed, low power CMOS designs using advanced double-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.

The GVT7132C32 SRAM integrates 32768x32 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include addresses, data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ADSP#, and ADV#), write enables (BW1#, BW2#, BW3#, BW4#, and BWE#), and global write (GW#).


Asynchronous inputs include the output enable (OE#), burst mode control (MODE), and sleep mode control (ZZ). The data outputs (Q), enabled by OE#, are also asynchronous.

Addresses and chip enables are registered with either address status processor (ADSP#) or address status controller (ADSC#) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV#).

Addresses, data inputs, and write controls are registered on-chip to initiate self-timed WRITE cycle. WRITE cycles can be one to four bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. BW1# controls DQ1-DQ8. BW2# controls DQ9-DQ16. BW3# controls DQ17-DQ24. BW4# controls DQ25-DQ32. BW1#, BW2# BW3#, and BW4# can be active only with BWE# being LOW. GW# being LOW causes all bytes to be written. WRITE pass-through capability allows written data available at the output for the immediately next READ cycle. This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance.


The GVT7132C32 operates from a +3.3V power supply. All inputs and outputs are TTL-compatible. The device is ideally suited for 486, PentiumTM, 680x0, and PowerPCTM systems and for systems that are benefited from a wide synchronous data bus.

FUNCTIONAL BLOCK DIAGRAM



NOTE: The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions and timing diagrams for detailed information.

PIN ASSIGNMENT (Top View)



PIN DESCRIPTIONS

| QFP PINS | SYMBOL | TYPE | DESCRIPTION |
|---|---------------------------------|-----------------------|---|
| 37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48 | A0-A14 | Input- Synchronous | Addresses: These inputs are registered and must meet the setup and hold times around the rising edge of CLK. The burst counter generates internal addresses associated with A0 and A1, during burst cycle and wait cycle. |
| 93,94,95,96 | BW1#, BW2#, BW3#, BW4# | Input- Synchronous | Byte Write: A byte write is LOW for a WRITE cycle and HIGH for a READ cycle. BW1# controls DQ1-DQ8. BW2# controls DQ9-DQ16. BW3# controls DQ17-DQ24. BW4# controls DQ25-DQ32. Data I/O are high impedance if either of these inputs are LOW, conditioned by BWE# being LOW. |
| 87 | BWE# | Input- Synchronous | Write Enable: This active LOW input gates byte write operations and must meet the setup and hold times around the rising edge of CLK. |
| 88 | GW# | Input- Synchronous | Global Write: This active LOW input allows a full 32-bit WRITE to occur independent of the BWE# and BWn# lines and must meet the setup and hold times around the rising edge of CLK. |
| 89 | CLK | Input- Synchronous | Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge. |
| 98 | CE# | Input- Synchronous | Chip Enable: This active LOW input is used to enable the device and to gate ADSP#. |
| 92 | CE2# | Input- Synchronous | Chip Enable: This active LOW input is used to enable the device. |
| 97 | CE2 | Input- Synchronous | Chip enable: This active HIGH input is used to enable the device. |

PIN DESCRIPTIONS (continued)

| QFP PINS | SYMBOL | TYPE | DESCRIPTION |
|---|----------|------------------------|--|
| 86 | OE# | Input | Output Enable: This active LOW asynchronous input enables the data output drivers. |
| 83 | ADV# | Input- Synchronous | Address Advance: This active LOW input is used to control the internal burst counter. A HIGH on this pin generates wait cycle (no address advance). |
| 84 | ADSP# | Input- Synchronous | Address Status Processor: This active LOW input, along with CE# being LOW, causes a new external address to be registered and a READ cycle is initiated using the new address. |
| 85 | ADSC# | Input- Synchronous | Address Status Controller: This active LOW input causes device to be de-selected or selected along with new external address to be registered. A READ or WRITE cycle is initiated depending upon write control inputs. |
| 31 | MODE | Input- Static | Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. A NC or HIGH on this pin selects INTERLEAVED BURST. |
| 64 | ZZ | Input- Asynchronous | Snooze: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC (No Connect). |
| 52, 53, 56-59, 62, 63, 68, 69, 72-75, 78, 79, 2, 3, 6-9, 12, 13, 18, 19, 22-25, 28, 29 | DQ1-DQ32 | Input/ Output | Data Inputs/Outputs: First Byte is DQ1-DQ8. Second Byte is DQ9-DQ16. Third Byte is DQ17-DQ24. Fourth Byte is DQ25-DQ32. Input data must meet setup and hold times around the rising edge of CLK. |
| 15, 41,65, 91 | VCC | Supply | Power Supply: +3.3V -5% and +10% |
| 17, 40, 67, 90 | VSS | Ground | Ground: GND |
| 4, 11, 20, 27, 54, 61, 70, 77 | VCCQ | I/O Supply | Output Buffer Supply: +3.3V -5% and +10% |
| 5, 10, 21, 26, 55, 60, 71, 76 | VSSQ | I/O Ground | Output Buffer Ground: GND |
| 1, 14, 16, 30, 38, 39, 42, 43, 49-51, 66, 80 | NC | - | No Connect: These signals are not internally connected. |

BURST ADDRESS TABLE (MODE = NC/VCCQ)

| First Address (external) | Second Address (internal) | Third Address (internal) | Fourth Address (internal) | | |
|-----------------------------|------------------------------|-----------------------------|------------------------------|--|--|
| AA00 | AA01 | AA10 | AA11 | | |
| AA01 | AA00 | AA11 | AA10 | | |
| AA10 | AA11 | AA00 | AA01 | | |
| AA11 | AA10 | AA01 | AA00 | | |

BURST ADDRESS TABLE (MODE = GND)

| First Address (external) | Second Address (internal) | Third Address (internal) | Fourth Address (internal) | | |
|-----------------------------|------------------------------|-----------------------------|------------------------------|--|--|
| AA00 | AA01 | AA10 | AA11 | | |
| AA01 | AA10 | AA11 | AA00 | | |
| AA10 | AA11 | AA00 | AA01 | | |
| AA11 | AA00 | AA01 | AA10 | | |

PARTIAL TRUTH TABLE FOR READ/WRITE

| FUNCTION | GW# | BWE# | BW1# | BW2# | BW3# | BW4# |
|-----------------|-----|------|------|------|------|------|
| READ | Н | Н | Х | Х | Х | X |
| READ | Н | L | Н | Н | Н | Н |
| WRITE one byte | Н | L | L | Н | Н | Н |
| WRITE all bytes | Н | L | L | L | L | L |
| WRITE all bytes | L | Х | Х | Х | Х | Х |

TRUTH TABLE

| OPERATION | ADDRESS USED | CE# | CE2# | CE2 | ADSP# | ADSC# | ADV# | WRITE# | OE# | CLK | DQ |
|------------------------------|-----------------|-----|------|-----|-------|-------|------|--------|-----|-----|--------|
| Deselected Cycle, Power Down | None | Ι | Х | Χ | X | L | Χ | Х | Χ | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | X | L | L | Χ | Χ | Χ | Χ | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | Н | Χ | L | Χ | Χ | Х | Χ | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | X | L | Н | L | Χ | Х | Χ | L-H | High-Z |
| Deselected Cycle, Power Down | None | L | Н | X | Н | L | Χ | Χ | Χ | L-H | High-Z |
| READ Cycle, Begin Burst | External | L | L | Н | L | Χ | Χ | Χ | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | Н | L | Χ | Χ | Χ | Н | L-H | High-Z |
| WRITE Cycle, Begin Burst | External | L | L | Н | Н | L | Χ | L | Χ | L-H | D |
| READ Cycle, Begin Burst | External | L | L | Н | Н | L | Χ | Н | L | L-H | Q |
| READ Cycle, Begin Burst | External | L | L | Н | Н | L | Χ | Н | Н | L-H | High-Z |
| READ Cycle, Continue Burst | Next | X | Х | X | Н | Н | L | Н | L | L-H | Q |
| READ Cycle, Continue Burst | Next | X | X | Χ | Н | Н | L | Н | Н | L-H | High-Z |
| READ Cycle, Continue Burst | Next | Η | X | Χ | X | Н | L | Н | L | L-H | Q |
| READ Cycle, Continue Burst | Next | Η | X | Χ | X | Н | L | Н | Н | L-H | High-Z |
| WRITE Cycle, Continue Burst | Next | X | X | Χ | Н | Н | L | L | Χ | L-H | D |
| WRITE Cycle, Continue Burst | Next | Η | X | Χ | X | Н | L | L | Χ | L-H | D |
| READ Cycle, Suspend Burst | Current | Х | Х | Χ | Н | Н | Н | Н | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | X | Х | X | Н | Н | Н | Н | Н | L-H | High-Z |
| READ Cycle, Suspend Burst | Current | Ι | X | Χ | Х | Н | Н | Η | L | L-H | Q |
| READ Cycle, Suspend Burst | Current | Η | Х | Χ | Х | Н | Н | Н | Н | L-H | High-Z |
| WRITE Cycle, Suspend Burst | Current | Х | Х | Χ | Н | Н | Н | L | Х | L-H | D |
| WRITE Cycle, Suspend Burst | Current | Ι | X | Χ | Х | Н | Н | L | Х | L-H | D |

Note:

- 1. X means "don't care." H means logic HIGH. L means logic LOW. WRITE# = L means [BWE# + BW1#*BW2#*BW3#*BW4#]*GW# equals LOW. WRITE# = H means [BWE# + BW1#*BW2#*BW3#*BW4#]*GW# equals HIGH.
- 2. BW1# enables write to DQ1-DQ8. BW2# enables write to DQ9-DQ16. BW3# enables write to DQ17-DQ24. BW4# enables write to DQ25-DQ32.
- 3. All inputs except OE# must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 4. Suspending burst generates wait cycle.
- 5. For a write operation following a read operation, OE# must be HIGH before the input data required setup time plus High-Z time for OE# and staying HIGH throughout the input data hold time.
- 6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- ADSP# LOW along with chip being selected always initiates an READ cycle at the L-H edge of CLK. A WRITE cycle can be
 performed by setting WRITE# LOW for the CLK L-H edge of the subsequent wait cycle. Refer to WRITE timing diagram for
 clarification.

PASS-THROUGH TRUTH TABLE

| PREVIOUS CYCLE | PRESEN | NEXT CYCLE | | | | |
|--|----------------------|--|-----|------|-----|-----------------------------------|
| OPERATION | BWn# | OPERATION | CE# | BWn# | OE# | OPERATION |
| Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1) | All L ^{2,3} | READ cycle, Register A(n), Q = D(n-1) | L | Н | L | Read D(n) |
| Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1) | All L ^{2,3} | READ cycle, Register A(n), Q = HIGH-Z | L | Н | Н | Read D(n) |
| Initiate WRITE cycle, one byte Address = A(n-1), data = D(n-1) | One L ^{2,3} | READ cycle, Register A(n), Q = D(n-1) for one byte | L | Н | L | Read D(n) |
| Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1) | All L ² | Deselect cycle Q = HIGH-Z | Н | Х | Х | No carry-over from previous cycle |

NOTE:

- 1. Previous cycle may be any cycle (non-burst, burst, or wait) and next cycle is read cycle (non-burst, burst, or wait).
- 2. BWE# is LOW for individual byte WRITE.
- 3. GW# LOW yields the same result for all-byte WRITE operation.

ABSOLUTE MAXIMUM RATINGS*

| Voltage on VCC Supply Relative to | VSS0.5V to +4.6V |
|-----------------------------------|------------------|
| V _{IN} | 0.5V to VCC+0.5V |
| Storage Temperature (plastic) | |
| Junction Temperature | +125° |
| Power Dissipation | 1.4W |
| Short Circuit Output Current | 100mA |

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

 $(0^{\circ}C \le T_a \le 70^{\circ}C; VCC = 3.3V - 5\% \text{ and } +10\% \text{ unless otherwise noted})$

| DESCRIPTION | CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES |
|------------------------------|--|-----------------|------|----------|-------|-------|
| Input High (Logic 1) voltage | | V _{IH} | 2.0 | VCCQ+0.3 | V | 1,2 |
| Input Low (Logic 0) Voltage | | V _{II} | -0.3 | 0.8 | V | 1, 2 |
| Input Leakage Current | 0V ≤ V _{IN} ≤ VCC | IL _I | -2 | 2 | uA | 14 |
| Output Leakage Current | Output(s) disabled, 0V ≤ V _{OUT} ≤ VCC | IL _O | -2 | 2 | uA | |
| Output High Voltage | I _{OH} = -4.0mA | V _{OH} | 2.4 | | V | 1, 11 |
| Output Low Voltage | $I_{OL} = 8.0 \text{mA}$ | V _{OL} | | 0.4 | V | 1, 11 |
| Supply Voltage | | VCC | 3.1 | 3.6 | V | 1 |

| DESCRIPTION | CONDITIONS | SYM | TYP | -4 | -5 | -6 | -7 | -8 | UNITS | NOTES |
|------------------------------------|--|------------------|-----|-----|-----|-----|-----|-----|-------|--------------|
| Power Supply Current: Operating | Device selected; all inputs ≤ V _{IL} or ≥ V _{IH} ;cycle time ≥ ^t KC MIN; VCC =MAX; outputs open | Icc | 110 | 425 | 250 | 235 | 180 | 140 | mA | 3, 12, 13 |
| Power Supply Current: Idle | Device selected; ADSC#, ADSP#, ADV#, GW#, BWE# \geq V _{IH} ; all other inputs \leq V _{IL} or \geq V _{IH} ; VCC = MAX; cycle time \geq ^t KC MIN; outputs open | I _{SB1} | 12 | 65 | 20 | 20 | 20 | 20 | mA | 12,13 |
| CMOS Standby | Device deselected; VCC = MAX; all inputs ≤ VSS +0.2 or ≥VCC -0.2; all inputs static; CLK frequency = 0 | I _{SB2} | 0.2 | 2 | 2 | 2 | 2 | 2 | mA | 12,13 |
| TTL Standby | Device deselected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$; all inputs static; VCC = MAX; CLK frequency = 0 | I _{SB3} | 2 | 18 | 5 | 5 | 5 | 5 | mA | 12,13 |
| Clock Running | Device deselected; all inputs \leq V _{IL} or \geq V _{IH} ; VCC = MAX; CLK cycle time \geq ^t KC MIN | I _{SB4} | 12 | 65 | 20 | 20 | 20 | 20 | mA | 12,13 |

CAPACITANCE

| DESCRIPTION | CONDITIONS | SYMBOL | TYP | MAX | UNITS | NOTES |
|-------------------------------|---------------------------------|----------------|-----|-----|-------|-------|
| Input Capacitance | $T_A = 25^{\circ}C$; f = 1 MHz | C _I | 3 | 4 | pF | 4 |
| Input/Output Capacitance (DQ) | VCC = 3.3V | Co | 6 | 7 | pF | 4 |

THERMAL CONSIDERATION

| DESCRIPTION | CONDITIONS | SYMBOL | PLCC TYP | TQFP TYP | UNITS | NOTES |
|--|-------------------------------|----------------------|----------|----------|-------|-------|
| Thermal Resistance - Junction to Ambient | Still air, soldered on 4.25 x | Θ_{JA} | TBD | 20 | °C/W | |
| Thermal Resistance - Junction to Case | 1.125 inch 4-layer PCB | Θ_{JC} | 3 | 1 | °C/W | |

AC ELECTRICAL CHARACTERISTICS

(Note 5) (0°C \leq T_A \leq 70°C; VCC = 3.3V -5% and +10%)

| DECODIDEION | | - 4 | | - 5 | | - 6 | | - 7 | | - 8 | | | |
|-------------------------------|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|-------|
| DESCRIPTION | SYM | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAN | MIN | MAN | UNITS | NOTES |
| Clock | | | * | | • | | + | | * | | • | | • |
| Clock cycle time | tKC | 8 | | 10 | | 13 | | 15 | | 20 | | ns | |
| Clock HIGH time | ^t KH | 3 | | 4 | | 4 | | 5 | | 6 | | ns | |
| Clock LOW time | ^t KL | 3 | | 4 | | 4 | | 5 | | 6 | | ns | |
| Output Times | | • | | | | | | • | | | | | |
| Clock to output valid | ^t KQ | | 4.5 | | 5.5 | | 6 | | 7 | | 8 | ns | |
| Clock to output invalid | ^t KQX | 2 | | 2 | | 2 | | 2 | | 2 | | ns | |
| Clock to output in Low-Z | ^t KQLZ | 2 | | 2 | | 2 | | 2 | | 2 | | ns | 6,7 |
| Clock to output in High-Z | tKQHZ | | 4.5 | | 5 | | 5 | | 6 | | 6 | ns | 6,7 |
| OE to output valid | ^t OEQ | | 4.5 | | 5.5 | | 6 | | 7 | | 7 | ns | 9 |
| OE to output in Low-Z | ^t OELZ | 0 | | 0 | | 0 | | 0 | | 0 | | ns | 6,7 |
| OE to output in High-Z | ^t OEHZ | | 3 | | 4 | | 5 | | 6 | | 6 | ns | 6,7 |
| Setup Times | | • | | | | | | • | | | | | |
| Address, Controls and Data In | ^t S | 2.5 | | 2.5 | | 2.5 | | 2.5 | | 3 | | ns | 10 |
| Hold Times | · | | | | • | | | • | • | | | • | |
| Address, Controls and Data In | ^t H | 0.5 | | 0.5 | | 0.5 | | 0.5 | | 0.5 | | ns | 10 |

CAPACITANCE DERATING

| DESCRIPTION | SYMBOL | TYP | MAX | UNITS | NOTES |
|-----------------------|--------------------------|-------|-----|---------|-------|
| Clock to output valid | Δ ^t KQ | 0.016 | | ns / pF | 15 |

AC TEST CONDITIONS

| Input pulse levels | 0V to 3.0V |
|-------------------------------|---------------------|
| Input rise and fall times | 1.5ns |
| Input timing reference levels | 1.5V |
| Output reference levels | 1.5V |
| Output load | See Figures 1 and 2 |

OUTPUT LOADS




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to VSS (GND).
- 2. Overshoot: $V_{IH} \le +6.0V$ for $t \le {}^tKC$ /2. Undershoot: $V_{IL} \le -2.0V$ for $t \le {}^tKC$ /2
- 3. I_{cc} is given with no output current. I_{cc} increases with greater output loading and faster cycle times.
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. Output loading is specified with CL=5pF as in Fig. 2.
- At any given temperature and voltage condition, ^tKQHZ is less than ^tKQLZ and ^tOEHZ is less than ^tOELZ.
- A READ cycle is defined by byte write enables all HIGH or ADSP# LOW along with chip enables being active for the required setup and hold times. A WRITE cycle is defined by at one byte or all byte WRITE per READ/WRITE TRUTH TABLE
- 9. OE# is a "don't care" when a byte write enable is sampled LOW.
- 10. This is a synchronous device. All synchronous inputs must meet specified setup and hold time, except for "don't care" as defined in the truth table.
- 11. AC I/O curves are available upon request.
- 12. "Device Deselected" means the device is in POWER -DOWN mode as defined in the truth table. "Device Selected" means the device is active.
- 13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- 14. MODE pin has an internal pull-up and ZZ pin has an internal pull-down. These two pins exhibit an input leakage current of $\pm 30~\mu A$.

15. Capacitance derating applies to capacitance different from the load capacitance shown in Fig. 1.




Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active.

WRITE TIMING




Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active.

READ/WRITE TIMING




Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active.

100 Pin PQFP Package Dimensions



Note: All dimensions in Millimeters

100 Pin TQFP Package Dimensions



Note: All dimensions in Millimeters