

# MOS INTEGRATED CIRCUIT $\mu PD431532L$

# 1M-BIT CMOS SYNCHRONOUS FAST SRAM 32K-WORD BY 32-BIT FLOW THROUGH OPERATION

#### **Description**

The  $\mu$ PD431532L is a 32,768-word by 32-bit synchronous static RAM fabricated with advanced CMOS technology using N-channel four-transistor memory cell.

The  $\mu$ PD431532L integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The  $\mu$ PD431532L is suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

 $\star$  The μPD431532LGF is packaged in 100-pin plastic LQFP with a 1.4 mm package thickness for high density and low capacitive loading.

#### **Features**

- 3.3 V (Chip) / 3.3 V or 2.5 V (I/O) Supply
- Synchronous Operation
- Internally self-timed Write control
- Burst Read / Write: Interleaved Burst and Linear Burst Sequence
- Fully Registered Inputs for Flow Through Operation
- All Registers triggered off Positive Clock Edge
- 3.3V or 2.5V LVTTL Compatible: All Inputs and Outputs
- Fast Clock Access Time: 8.5 ns (100 MHz), 9 ns (100 MHz), 10 ns (83 MHz), and 12 ns (66 MHz)
- Asynchronous Output Enable: /G
- Burst Sequence Selectable: MODE
- Sleep Mode: ZZ (ZZ = Open or Low: Normal Operation)
- Separate Byte Write Enable: /BW1 /BW4, /BWE

Global Write Enable: /GW

- Three Chip Enables for Easy Depth Expansion
- Common I/O Using Three State Outputs

## ★ Ordering Information


	Part number	Access Time (	Clock frequency	Package
	μPD431532LGF-A8	8.5 ns	100 MHz	100-pin plastic LQFP (14 x 20 mm)
	$\mu$ PD431532LGF-A9	9 ns	100 MHz	100-pin plastic LQFP (14 x 20 mm)
μ	ιPD431532LGF-A10	10 ns	83 MHz	100-pin plastic LQFP (14 x 20 mm)
μ	ιPD431532LGF-A12	12 ns	66 MHz	100-pin plastic LQFP (14 x 20 mm)

The information in this document is subject to change without notice.

## Pin Configuration (Marking Side)

/xxx indicates active low signal.

## 100-pin plastic LQFP (14 x 20 mm) [μPD431532LGF]






# Pin Identification

Symbol	Pin No.	Description
A0 - A14	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48	Synchronous Address Input
I/O1 - I/O32	52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29	Synchronous Data In, Synchronous / Asynchronous Data Out
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1 - /BW4, /BWE	93, 94, 95, 96 , 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input Have to be tied to VDD or Vss during normal operation
ZZ	64	Asynchronous Power Down State Input
V <sub>DD</sub>	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
V <sub>DD</sub> Q	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	1, 14, 16, 30, 38, 39, 42, 43, 49, 50, 51, 66, 80	No Connection



## **Block Diagram**



### **Burst Sequence**

## Interleaved Burst Sequence Table (MODE = Open or VDD)

External Address	A14 - A2, A1, A0
1st Burst Address	A14 - A2, A1, /A0
2nd Burst Address	A14 - A2, /A1, A0
3rd Burst Address	A14 - A2, /A1, /A0

## Linear Burst Sequence Table (MODE = Vss)

External Address	A14 - A2, 0, 0	A14 - A2, 0, 1	A14 - A2, 1, 0	A14 - A2, 1, 1
1st Burst Address	A14 - A2, 0, 1	A14 - A2, 1, 0	A14 - A2, 1, 1	A14 - A2, 0, 0
2nd Burst Address	A14 - A2, 1, 0	A14 - A2, 1, 1	A14 - A2, 0, 0	A14 - A2, 0, 1
3rd Burst Address	A14 - A2, 1, 1	A14 - A2, 0, 0	A14 - A2, 0, 1	A14 - A2, 1, 0

**Asynchronous Truth Table** 

Operation	/G	I/O
Read Cycle	L	Dout
Read Cycle	Н	Hi-Z
Write Cycle	Х	Hi-Z, Din
Deselected	Х	Hi-Z

Remark X means "don't care."

### **Synchronous Truth Table**

Operation	/CE	CE2	/CE2	/AP	/AC	/ADV	WRITE	CLK	Address
Deselected Note	Н	Х	Х	Х	L	Х	Х	$L\toH$	N/A
Deselected Note	L	L	Х	L	Х	Х	Х	$L \rightarrow H$	N/A
Deselected Note	L	Х	Н	L	Х	Х	Х	$L \rightarrow H$	N/A
Deselected Note	L	L	Х	Н	L	Х	Х	$L \rightarrow H$	N/A
Deselected Note	L	Х	Н	Н	L	Х	Х	$L\toH$	N/A
Read Cycle / Begin Burst	L	Н	L	L	Х	Х	Х	$L\toH$	External
Read Cycle / Begin Burst	L	Н	L	Н	L	Х	Н	$L\toH$	External
Read Cycle / Continue Burst	Х	Х	Х	Н	Н	L	Н	$L\toH$	Next
Read Cycle / Continue Burst	Н	Х	Х	Х	Н	L	Н	$L\toH$	Next
Read Cycle / Suspend Burst	Х	Х	Х	Н	Н	Н	Н	$L\toH$	Current
Read Cycle / Suspend Burst	Н	Х	Х	Х	Н	Н	Н	$L\toH$	Current
Write Cycle / Begin Burst	L	Н	L	Н	L	Х	L	$L\toH$	External
Write Cycle / Continue Burst	Х	Х	Х	Н	Н	L	L	$L\toH$	Next
Write Cycle / Continue Burst	Н	Х	Х	Х	Н	L	L	$L \rightarrow H$	Next
Write Cycle / Suspend Burst	Х	Х	Х	Н	Н	Н	L	$L\toH$	Current
Write Cycle / Suspend Burst	Н	Х	Х	Х	Н	Н	L	$L \rightarrow H$	Current

Note Deselect status is held until new "Begin Burst" entry.

Remarks 1. X means "don't care."

2. /WRITE=L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

/WRITE=H means the following two cases.

- (1) /BWE and /GW are HIGH.
- (2) /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW.

## Partial Truth Table for Write Enables

Operation	/GW	/BWE	/BW1	/BW2	/BW3	/BW4
Read Cycle	Н	Н	Х	Х	Х	Х
Read Cycle	Н	L	Н	Н	Н	Н
Write Cycle / Byte 1 Only	Н	L	L	Н	Н	Н
Write Cycle / All Bytes	Н	L	L	L	L	L
Write Cycle / All Bytes	L	Х	Х	Х	Х	Х

Remark X means "don't care."

## ZZ (Sleep) Truth Table

ZZ	Chip Status
≤ 0.2 V	Active
Open	Active
≥ VDD - 0.2 V	Sleep



### **Electrical Specifications**

### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VDD		-0.5		+4.6	V	
Output supply voltage	VDDQ		-0.5		VDD	V	
Input voltage	VIN		-0.5		VDD + 0.5	V	1, 2
Input / Output voltage	V <sub>I</sub> /O		-0.5		VDDQ + 0.5	V	1, 2
Operating ambient temperature	TA		0		+70	°C	
Storage temperature	Tstg		-55		+125	°C	

Notes 1. -2.0 V (MIN.)(Pulse width: 2 ns)

2. VDDQ + 2.3 V (MAX.)(Pulse width : 2 ns)

Courtier Experies the device to street of

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended DC Operating Conditions (T<sub>A</sub> = 0 to 70 °C)

#### for 2.5 V LVTTL interface

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	VDD		3.135	3.3	3.465	V
Output supply voltage	VDDQ		2.375	2.5	2.9	V
High level input voltage	VIH		1.7		VDDQ + 0.3	٧
Low level input voltage	VIL		-0.3 Note		+0.7	V

Note -0.8 V (MIN.) (Pulse width: 2 ns)

#### for 3.3 V LVTTL interface

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	VDD		3.135	3.3	3.465	V
Output supply voltage	VDDQ		3.135	3.3	3.465	V
High level input voltage	VIH		2.0		VDDQ + 0.3	V
Low level input voltage	VIL		-0.3 Note		+0.8	V

Note -0.8 V (MIN.) (Pulse width: 2 ns)

### Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	VIN = 0 V			4	pF
Input / Output capacitance	CI/O	VI/O = 0 V			7	pF
Clock input capacitance	Cclk	Vclk = 0 V			4	pF

Remark These parameters are periodically sampled and not 100 % tested.



# DC Characteristics (TA = 0 to 70 °C, VDD = 3.3 V $\pm$ 0.165 V)


Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note
Input leakage current	ΙLI	VIN (except ZZ, MODE) = 0 V to VDD	-2		+2	μΑ	
		ZZ, MODE = 0 V or VDD	-5		+5		
I/O leakage current	ILO	VI/O = 0 V to VDDQ, Outputs are disabled.	-2		+2	μΑ	
Operating supply current	Icc	Device selected, Cycle = MAX. VIN $\leq$ VIL or VIN $\geq$ VIH, II/O = 0 mA			200	mA	
	Icc1	Suspend cycle, Cycle = MAX.  /AC, /AP, /ADV, /GW, /BWEs $\geq$ VIH  VIN $\leq$ VIL or VIN $\geq$ VIH, II/O = 0 mA			50		
Standby supply current	ISB	Device deselected, Cycle = 0 MHz $VIN \le VIL$ or $VIN \ge VIH$ , All inputs are static.			20	mA	
	ISB1	Device deselected, Cycle = 0 MHz $VIN \le 0.2 \text{ V or } VIN \ge VDD - 0.2 \text{ V}$ $VI/O \le 0.2 \text{ V, All inputs are static.}$		0.5	5		
	ISB2	Device deselected, Cycle = MAX. $VIN \le VIL \text{ or } VIN \ge VIH$		50	140		
Power down supply current	Isbzz	ZZ ≥ VDD − 0.2 V, VI/O ≤ VDDQ + 0.2 V		0.5	5	mA	
2.5 V LVTTL interface							
High level output voltage	n level output voltage VoH IOH = -2.0 mA		2.1			V	
Low level output voltage	Vol	IOL = + 2.0 mA			0.3	V	
3.3 V LVTTL interface							
ligh level output voltage Voн Ioн = -4.0 mA						V	
Low level output voltage	Vol	IoL = + 8.0 mA			0.4	V	

AC Characteristics (T<sub>A</sub> = 0 to 70 °C,  $V_{DD}$  = 3.3 V  $\pm$  0.165 V )


#### **AC Test Conditions**

### 2.5 V LVTTL Interface

## ★ Input waveform (Rise / Fall time ≤ 2.4 ns)




#### **Output waveform**




#### 3.3 V LVTTL Interface

#### Input waveform (Rise / Fall time ≤ 3.0 ns)




#### **Output waveform**



#### **Output load condition**

CL: 30 pF 5 pF (TDC1, TDC2, TOLZ, TOHZ, TCZ)

### Figure1 External load at test



**Remark** CL includes capacitances of the probe and jig, and stray capacitances.



## Read and Write Cycle (2.5 V LVTTL Interface)

Parameter		Symbol		-A8		-A9		-A10		-A12		Unit	Note
				(100 MHz)		(100 MHz)		(83 MHz)		(66 MHz)			
		Standard	Alias	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Cycle time		TKHKH	TCYC	10	_	10	_	12	_	15	_	ns	
Clock access	s time	TKHQV	TCD	_	8.5	_	9	_	10	_	12	ns	
Output enab	le access time	TGLQV	TOE	_	4.8	-	4.8	_	4.8	_	5.5	ns	
Clock high to	output active	TKHQX1	TDC1	0	_	0	-	0	_	0	_	ns	
Clock high to	output change	TKHQX2	TDC2	3	_	3	_	3	-	3	_	ns	
Output enab	le to output active	TGLQX	TOLZ	0	_	0	_	0	_	0	_	ns	
Output disab	le to output high-Z	TGHQZ	TOHZ	0	4.8	0	4.8	0	4.8	0	5.5	ns	
Clock high to	o output high-Z	TKHQZ	TCZ	1.5	5	1.5	5	1.5	5	1.5	5.5	ns	
Clock high pulse width		TKHKL	TCH	3	-	3	-	3.2	-	3.2	-	ns	
Clock low pulse width		TKLKH	TCL	3	-	3	-	3.2	-	3.2	-	ns	
Setup times	Address	TAVKH	TAS	2	-	2	-	2	-	2	-	ns	
	Address status	TADSVKH	TSS										
	Data in	TDVKH	TDS										
	Write enable	TWVKH	TWS										
	Address advance	TADVVKH	_										
	Chip enable	TEVKH	-										
Hold times	Address	TKHAX	TAH	0.5	_	0.5	_	0.5	_	0.5	_	ns	
	Address status	TKHADSX	TSH										
	Data in	TKHDX	TDH										
	Write enable	TKHWX	TWH										
	Address advance	TKHADVX	_										
	Chip enable	TKHEX	_										
Power down entry setup		TZZES	TZZES	5	_	5	_	5	_	5	_	ns	1
Power down entry hold		TZZEH	TZZEH	1	_	1	_	1	_	1	_	ns	1
Power down recovery setup		TZZRS	TZZRS	6	_	6	-	6	-	6	-	ns	1
Power down recovery hold		TZZRH	TZZRH	0	_	0	_	0	_	0	_	ns	1

**Note 1.** Although ZZ signal input is asynchronous, the signal must meet specified setup and hold times in order to be recognized.




Read and Write Cycle (3.3 V LVTTL Interface)

Parameter		Symbol		-A8		-A9		-A10		-A12		Unit	Note
				(100 MHz)		(100 MHz)		(83 MHz)		(66 MHz)			
		Standard	Alias	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Cycle time		TKHKH	TCYC	10	_	10	_	12	-	15	-	ns	
Clock access	s time	TKHQV	TCD	_	8.5	_	9	-	10	_	12	ns	
Output enable access time		TGLQV	TOE	-	4.8	-	4.8	-	4.8	_	5.5	ns	
Clock high to	output active	TKHQX1	TDC1	0	-	0	_	0	_	0	_	ns	
Clock high to	output change	TKHQX2	TDC2	3	-	3	_	3	-	3	_	ns	
Output enabl	e to output active	TGLQX	TOLZ	0	-	0	_	0	-	0	_	ns	
Output disab	le to output high-Z	TGHQZ	TOHZ	0	4.8	0	4.8	0	4.8	0	5.5	ns	
Clock high to	output high-Z	TKHQZ	TCZ	1.5	5	1.5	5	1.5	5	1.5	5.5	ns	
Clock high pu	ulse width	TKHKL	TCH	3	-	3	_	3.2	-	3.2	_	ns	
Clock low pulse width		TKLKH	TCL	3	-	3	_	3.2	_	3.2	_	ns	
Setup times	Address	TAVKH	TAS	2.5	-	2.5	_	2.5	-	2.5	_	ns	
	Address status	TADSVKH	TSS										
	Data in	TDVKH	TDS										
	Write enable	TWVKH	TWS										
	Address advance	TADVVKH	_										
	Chip enable	TEVKH	_										
Hold times	Address	TKHAX	TAH	1	-	1	_	1	-	1	_	ns	
	Address status	TKHADSX	TSH										
	Data in	TKHDX	TDH										
	Write enable	TKHWX	TWH										
	Address advance	TKHADVX	_										
	Chip enable	TKHEX	_										
Power down entry setup		TZZES	TZZES	5	_	5	_	5	-	5	_	ns	1
Power down entry hold		TZZEH	TZZEH	1	-	1	-	1	-	1	-	ns	1
Power down recovery setup		TZZRS	TZZRS	6	-	6	-	6	-	6	-	ns	1
Power down recovery hold		TZZRH	TZZRH	0	_	0	_	0	_	0	_	ns	1

**Note 1.** Although ZZ signal input is asynchronous, the signal must meet specified setup and hold times in order to be recognized.


#### **READ CYCLE**



Note /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

Remark Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.


#### **WRITE CYCLE**



Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.

2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.


#### **READ / WRITE CYCLE**




Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.

2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

#### **POWER DOWN (ZZ) CYCLE**



#### STOP CLOCK CYCLE




Note  $Vin \le 0.2 \text{ V}$  or  $Vin \ge Vdd - 0.2 \text{ V}$ ,  $Vi/0 \le 0.2 \text{ V}$ 




#### **Package Drawing**

# 100 PIN PLASTIC LQFP (14×20)



detail of lead end



### NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES				
Α	22.0±0.2	0.866±0.008				
В	20.0±0.2	$0.787^{+0.009}_{-0.008}$				
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$				
D	16.0±0.2	0.630±0.008				
F	0.825	0.032				
G	0.575	0.023				
Н	$0.32^{+0.08}_{-0.07}$	0.013±0.003				
l	0.13	0.005				
J	0.65 (T.P.)	0.026 (T.P.)				
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$				
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$				
М	0.17+0.06	0.007±0.002				
N	0.10	0.004				
Р	1.4	0.055				
Q	0.125±0.075	0.005±0.003				
R	3°+7° -3°	3°+7°				
S	1.7 MAX.	0.067 MAX.				
		C4000E CE OET				

S100GF-65-8ET



## **Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD431532L.

## **Type of Surface Mount Devices**

 $\star$  µPD431532LGF: 100-pin plastic LQFP (14 x 20 mm)

## NOTES FOR CMOS DEVICES-

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5