SPICE Device Model Si4892DY



N-Channel 30-V (D-S) MOSFET


Characteristics

- N-channel Vertical DMOS
- Macro-Model (Sub-circuit)
- Level 3 MOS
- Applicable for Both Linear and Switch Mode
- Applicable Over a -55 to 125°C Temperature Range
- Models Gate Charge, Transient, and Diode Reverse Recovery Characteristics

Description

The attached SPICE Model describes typical electrical characteristics of the n-channel vertical DMOS. The sub-circuit model was extracted and optimized over a -55°C to 125°C temperature range under pulse conditions for 0 to 10 volts gate drives. Saturated output impedance model accuracy has been maximized for gate biases near threshold voltage. A novel gate-to-drain

feedback capacitor network is used to model gate charge characteristics while avoiding convergence problems of switched $C_{\rm gd}$ model. Model parameter values are optimized to provide a best fit to measure electrical data and are not intended as an exact physical description of a device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Siliconix 4/13/01 Document: 71599

SPICE Device Model Si4892DY



N-Channel Device (T_J=25°C Unless Otherwise Noted)

| Parameter | Symbol | Test Condition | Simulated Data | Measured Data | Unit |
|---|---------------------|---|-------------------|------------------|------|
| Static | | | | | |
| Gate Threshold Voltage | $V_{GS(th)}$ | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 1.2 | | V |
| On-State Drain Current ^a | I _{D(on)} | $V_{DS} \ge 5V, V_{GS} = 10V$ | 390 | | A |
| Drain-Source On-State Resistance ^a | r _{DS(on)} | $V_{GS} = 10V, I_D = 12.4A$ | 0.0098 | | Ω |
| | | $V_{GS} = 4.5 \text{V}, I_D = 9.6 \text{A}$ | 0.015 | 0.016 | |
| Forward Transconductance ^a | g_{fs} | $V_{DS} = 15V, I_D = 12.4A$ | 27 | 27 | S |
| Diode Forward Voltage ^a | V_{SD} | $I_S = 2.6A, V_{GS} = 0V$ | 0.76 | 0.75 | V |
| Dynamic ^b | | | | | |
| Total Gate Charge | Q_{g} | | 8.4 | 8.7 | |
| Gate-Source Charge | Q_{gs} | $V_{DS} = 15V$, | 2.4 | 2.4 | nC |
| | - | $V_{GS} = 5V, I_D = 12.4A$ | | | |
| Gate-Drain Charge | Q_{gd} | | 3.5 | 3.5 | |
| Turn-On Delay Time | $t_{d(on)}$ | | 8 | 10 | |
| Rise Time | $t_{\rm r}$ | $V_{DD} = 15V, R_L = 15\Omega,$ | 11 | 11 | |
| Turn-Off Delay Time | $t_{ m d(off)}$ | $I_D \cong 1A, V_{GEN} = 10V,$ | 30 | 24 | ns |
| | | $R_G = 6\Omega$ | | | |
| Fall Time | t_{f} | | 46 | 10 | |
| Source-Drain Reverse Recovery Time | t _{rr} | $I_F = 2.6A$, di/dt=100A/ μ s | 47 | 50 | |


Notes:


Siliconix 4/13/01 Document: 71599


a) Pulse test; pulse width $\leq 300 \,\mu\text{s}$, duty cycle $\leq 2\%$


b) Guaranteed by design, not subject to production testing


SPICE Device Model Si4892DY




















Siliconix 4/13/01 Document: 71599